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1.0 INTRODUCTION
1.1 BACKGROUND
This report summarizes the results of work performed in the second-phase
of a study program to demonstrate technology readiness for advanced power
distribution system design concepts.
This program was planned on the basis of recommendations resulting
from a comprehensive "Space Vehicle Electrical Power Processing Distribu-
tion and Control Study", (NAS8-26270) performed by TRW Systems as part of
the NASA space vehicle technology development program. The objectives of
the first year of this program "Multi-KW DC Distribution System Study"
(NAS8-28726) were:
e Provide detailed definition of the program and test objectives
e Make recommendation for selection and sizing of the test facility
e Evaluate high voltage do power distribution system state-of-art
and availability of test hardware
This study was completed successfully April 1974. The objective
of the second phase of effort which is the subject of this report was to
provide sufficiently detailed definitions of test facility subsystems to
enable planning and installation of the test facility by Marshall Space
Flight Center personnel. The subsequent phases of this program will provide
support for procurement and installation of the test facility, system test
planning and evaluation.
1.2 SCOPE OF WORK
The second phase of the Power Processing, Distribution and Control
Development Program is a cr.itinuation of the TRW and MSFC in-house effort.
It consists of:
s Completion of the detailed design, fabrication and installation of
the technology breadboard.
v Selection of electromechanical and solid state relays, circuit
breakers, remote power controllers and associated control and
display equipment.
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r Design of filtering and isolation circuits which are to be
evaluated in the technology breadboard.
TRW Systems efforts are limited to design analysis and tradeoff
studies. All procurement, fabrication and installation of equipment
for the technology breadboard will be performed by NASA/MSFC.
2.1 PROGRAM OBJECTIVES
The primary'objective of this second phase of the Multi-KW DC Distri-
bution System Study is to provide a detailed definition of the HVDC Test
Facility and the equipment required to implement the test program. The
basic elements of the Test Facility are illustrated in Figure 2.1-1 and
consist of the power source, conventional and digital supervision and
control equipment, power distribution harness and simulated loads. The
regulated DC power supplies provide steady-state power up to 36 KW at 120
'VDC. Power for simulated line faults will be obtained from two banks of
90 ampere-hour lead-acid batteries. The relative merits of conventional
,and multiplexed power control will be demonstrated by the Supervision
and Monitor Unit (SMU) and the Automatically Controlled Electrical Systems
(ACES) hardware. The distribution harness is supported by a metal duct
which is bonded to all component structures and functions as the system
ground plane. The Load Banks contain passive resistance and reactance
loads, solid state power controllers and ,active pulse width modulated
loads. The HVDC Test Facility is designed to simulate a power distribu-
tion system for large aerospace vehicles. System cost has been minimized
by selection of industrial quality components and extensive use of model
shop approaches.
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2.2 TEST FACILITY
Relocation of the laboratory has required minor modification of the
Test Facility configuration defined . in
 Phase 1. Batteries and high
dissipation components have been moved into the laboratory area since
an outside platform is no longer available. Forced ventilation required
for these elements has been included in the design. Further study of the
test site will be performed by MSFC engineers to evaiva^e the benefits of
relocating the high dissipation elements to the roof of the building.
The second phase of the advanced power distribution, supervision and
control methods study at TRW includes the detailed design of the Toad
banks, supervision and monitor unit, power source, cable mock-up, filter
and isolation circuits. These tasks have been completed and are described
in detail in Section 3.1 of this report. Procurement, assembly, installa-
tion and test of HVDC equipment is to be performed at MSFC. In addition
to the minimum requirements of the contract tasks, analysis of Test
Facility circuit designs and distribution cable parameters have been per-
formed to improve system effectiveness and provide basic criteria for com-
ponent and subsystem tests.
2.2.1 Load Bank Design
Engineering drawings have been completed for all load bank panels
and electronic circuits. Interconnecting wiring between load bank com-
ponents and between the load bank and other system elements has been
defitied. The initial design of the Pulse Width Modulator (PWM) provides
a 500 watt dynamic load and an expected 1.5 KW ultimate load. The PWM
design provides frequency control from 5 KHa to 15 KHz and duty cycle
control from 5% to 95%. Pulse width modulated converters and regulators
will be simulated with this design. The control and monitor interface
has been designed to be coi.patible with the ACES Remote Input/Output
(RIO) hardware. These interfaces are connected at all times and conven-
tional or multiplexed data-bus control can be selected from the control
panels. Both monitoring systems can be operated simultaneously to display
data on each panel. Solid state switches have reached an advanced state
of development and have been included in the Load Bank design. These
devices offer a solution to several potential high voltage problems as
well as existing noise problems at standard bus voltage levels.
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2.2,2 Cable Mockup Design
Definition of the main bus. cable and all conductors in the harness
has been completed and is defined in detail in Section 3.3. The main
bus utilizes #8 nickel coated stranded wire and will be assembled at MSFC.
The conductors defined for control and supervision may be purchased as a
completed cable or obtained from MSFC storage. The cable duct design has
been modified from the continuous folded configuration defined in Phase I
to a five element grid to allow more flexibility in the selection of cable
run lengths. Testing will consist of continuity and insulation verifica-
tion tests which may be performed in the Test Facility area.
2.2.3 Source Simulator Design
The source simulator design permits series and parallel connections
of the power supplies and bai- 6-vies. Power is normally supplied to the
Bus Control Unit (BCC from the power sources on an individual basis.
Parallel configuration and battery charging modes are controlled at the
BCU. Series configurations are implemented by manual controls at the
Power Source switch panel. Each of the two battery packs consist of te6
90 ampere hour lead-acid batteries. The regulated power supplies provide
up to 150 amperes at 2 -135 volts and are regulated to 0.1%. These com-
ponents are designed to simulate a fuel cell power source for a large
space vehicle. Details of the design .may be found in Section 3.4 of this
report.
2.2.4 Supervision and Control
The supervision and control systems for the Test Facility consist of 	 l
the Supervision and Monitor Unit ( SMU) and the Automatically Controlled
Electrical Systems (ACES) hardware. The SMU utilizes hardwire connections; a
bi-level controls, bi-level and analog displays. The ACES power manage-
ment system makes use of a multiplexed data bus for bi-level control and
display functions. The features of this digital system include triple
redundancy, progrdi-imed load management, automated load shedding and
built-in-test ( BIT). All interfaces between the two systems are at the
locations of the control and monitor functions.	 The design permits
__
display of morzfe.vred functions on both panels simultaneously. Control
n e.
"ON".conditions may be implemented from either system on a logical "0R" basis.
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Details of the design and schematic drawings are presented in Section
J
	
3.5 of this report.
2.2.5 Filters and I solation Circuits
Steady-state and transient interference limits were defined for this
system based on extrapolation of MIL-STD-461A and MIL-STD-704 requirements.
Allowable voltage noise generation limits were set 6db below the suscep-
tibility limits defined in these standards. Conducted interference was
calculated on the basis of source impedance presented at the load t'erminals
of the distribution cable. Impedance for the nickel coated #8 wire was
calculated for a range of frequencies by a computer program developed
during this contractual period. Analysis of equivalent systems demonstrated
a 17db noise advantage for 120 VDC systems compared to 28 UDC systems at
higher frequencies. Filter designs for 500 watt regulated converters for
a range of frequencies from IKHz to 20KHz were calculated on the basis of
the generated EMI limits. Electrical and physical filter parameters and
details of the EMI analysis are presented in Appendix B and Section 3.6
respectively of this report.
I
2.2.6 Conclusions
This phase of the Multi-KW DC Distribution Study has provided a detail
design of the Test Facility Subsystems. Facility configurations, electrical
and electronic design were verified by analysis and computer simulation.
Schematic drawings have been completed, major procurement items and
piece parts have been identified acid vendors recommended where appropriate.
Further verification of Test Facility subsystems performance and valida-
tion of the detail design will be obtained by MSFC test of procured com-
ponents and breadboard models.
F-z
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3.0 DETAILED TECHNICAL DESCRIPTION
t J
3.1 INTRODUCTION
The basic purpose of the Multi-KW Distribution System Study and
associated NASA/MSFC in-house effort is to demonstrate technology readi-
ness and performance advantage of high voltage do (HVDC) distribution and
control systems for large manned aerospace vehicles. This demonstration
is to be accomplished through operation and test of a technology bread-
board which simulates an advanced design power system and includes power
source, distribution, loads, supervision and control functions. The
continued development of solid state power controllers provides additional
impetus to the interest in high voltage distribution systems. These devices
are currently gaining acceptance for space applications and can provide a
solution to high voltage power switching problems. It is planned to
include several solid state remote power controllers ifn the technology
breadboard to demonstrate their performance and compatibility with the
power distribution system. Conventional bi-level/analog control and
display systems are placing increased penalties on system cast, weight
size, complexity, and reliability. Several power management systems have
been defined which utilize a digital multiplexed data bus and a small
special design programmable computer. It is anticipated that near term
state-of-art power systems will employ this control and display approach.
The HVDC Test Facility interfaces have been designed to be compatible with
both the conventional and a digital computer controlled power management
system. The conventional control and display console was designed under
this contract and approximates the SKYLAB approach. The Automatically
Controlled Electrical System (ACES) digital control and display hardware
were developed by Westinghouse and will be available for use in the com-
pleted Test Facility at MSF,.
3.1.1 Functional Description
The basic configuration of the HVDC Test Facility is illustrated in
Figure 3.1.1-1. The technology breadboard is comprised of two sets of
battery packs and regulated power supplies, Bus Control Unit (BCU), dis-
tribution cable, Load Banks and supervision and control equipment. The
f	 last consists of the Supervision and Monitor U i t (SMU) and ACES.
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Figure 3.1.1-1. Functional Block Diagram ti Test Facility
The battery and voltage regulator power source can be reconfigured to
provide voltage from 28 to 240 VDC and may supply up to 36 KW at 120 VDC.
The BCU server as a aerospace bus control panel and performs bus control,
major fault protection and battery charge control functions. Power from
the batteries and regulated power supplies is applied to two main buses in
the BCU, which may then supply the power to as many as eight separate Load
Banks via the power distribution harness. This design models the main
bus/redundant bus configuration standard in aerospace applications. Each
load bank simulates passive and dynamic load interfaces with eight indivi-
dually controlled load channels. The load design includes filter designs
which ensure that distribution cable noise does not exceed the limits
of MIL-STD-461A. The supervision and control equipment (SMU and ACES)
interfaces with remote power controller and status monitor circuitry in
the BCU and the Load Banks. All wiring and cabling which runs between
the supervision and control equipment, the Load Banks and the BCU is
carried in a duct which simulates the space vehicle structural ground plane.
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3.2 'LOAD BANK DESIGN
The load banks provide the power utilization equipment characteristics
necessary to demonstrate the steady state and dynamic performance of the
power distribution system for line voltages from 28 to 380 Vdc. The load
banks also serve as a test bed for state-of-art RPCs (Remote Power Con-
trollers) and ACES (Automatically Controlled Electrical System). The
design of the load banks will provide simulation of the characteristics
of spacecraft equipment which is in current use or proposed for future
applications. Surplus or industrial quality components are to be used for
loads where available since the direct purchase of space qualified hard-
ware is not consistent with planned program funding. The electrical power
interface between the load banks and the Test Facility elements is illus-
trated in Figure 3.2-1.
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f	 Power from the regulated supply and/or the battery is switched to the load
bank bus at the BCU. The load bank provides eight parallel load paths
consisting of R, L and C networks, a solid state RPC with resistive load
and a Pulse Width Modulator (PWM) which simulates solid state regulator/
converter operation. Loads may be modified by patch cords which provide
a means for flexible reconfiguration.
3.2.1 Losid Bank F
The load banks provide capability for space vehicle load simultion and
observation of steady state and transient currents and voltages. The func-
tions associated with one load channel are illustrated in Figure 3.2.1-1.
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Figure 3.2.1-1. Functional Schematic for One Load Circuit
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Each load circuit contains a fuse, contactor, simulated load and current
shunt for measuring individual load current. Total load bank current is
monitored by a current shunt in the common return. Operational states at
ruses and contactors are sensed by the electronics to provide bi-level
status signals to local and remote panel indicators. Analog signal trans-
ducers condition current shunt voltages to 0 - 5VDC for metering. Status
sigt,31s and jacks for transient current measurements are provided on the
front of the load bank panels. Steady-state current and voltage measure-
ments and status signals are displayed on the SMU panel. Status signals
are also monitored by ACES and displayed , on the DED. Load channel con-
tactors are operated by local switches on the front of the load bank
panel or remotely by the SMU or ACES on an "or" logic basis. Each load
bank contains secondary power converters to provide required voltages and
ground isolation for solid state signal conditioning circuits.
3.2.2 Load_Bank Configuration
A load bank will be assembled on one or more standard equipment racks.
Load bank components consist of a set of panel mounted assemblies for har-
ness termination, fuses, relays, loads, current shunts, control electronics
and power converters. These components and their electrical interfaces
are illustrated in Figure 3.2.2-1. The harness termination panel serves as
an electrical distribution box for control and supervision signals. With
the exception of the mainibus all harness conductors interface with Load
Bank circuits through terminal strips on this panel. The use of terminal
strips on all panels is consistent with the model shop approach and simpli-
fies assembly and reconfiguration. The main bus goes directly to the fuse
panel where it is divided into eight load channels. These channels then
flow progressively through the fuse panel, relay panel, load panel and
current shunt panel. The electronics provi-e load bank status monitor-
ing, relay control drive acid analog signal conditioning. ACES is a digital
data bus control feature of the Test Facility. Details of this component
are discussed in the succeeding paragraphs.
9
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3.2.2.1 Fuse and Relay Panels
The circuitry for the fuse and relay panels is shown in Figure
3.2.2.1-1. The main bus conductors terminate on TBl and TB2. A twisted
pair couples the voltage at this point directly to a test ,hack on the
front of the Load Bank Test Panel for observation of bus voltage transients.
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There are no protective impedances in this pair in accord with the need for
measurement fidelity. The load bank and load channels are protected by
fuse 1 (100 a) and fuses 2 through 9 (20 a) respectively. The ratings are
nominal since appropriate fuses will be selected during operation for each
test. Load channel current flows through fuses and patchcords (not shown)
to the switchgear contacts on the relay panel. Relay 4 is in addition to
the relays required for channel power control and will be used to simulate
multiple switching transients. Open and close status is sensed by the
electronics through connections to the load side of the fuses and relay
contacts. Relays are operated by grounds applied to one side of the relay
coils by the electronics control interface.
3.2.2.2 Load Panel
The load panel (Figure 3.2.2.2-1) provides steady-state, transient,
passive and dynamic loads. Details of the panel mounted resistors, in-
ductors and capacitors which simulate switching transients and fixed loads
are defined in the Phase l report.
An auxiliary floor mounted resistive load is defined for loads which
exceed the heat dissipation capability of a panel. Two high power load
designs are required to provide resistive paths for 10, 20, 40, and 80
amperes at 28 and 120 VDC. Forced air ventilation will be required for
these loads if they are operated in the laboratory due to the maximum
thermal dissipation of 36 KW. The cost and effort involved with forced
ventilation may be avoided if the high power loads are mounted on the roof
of the building. Each load will require approximately four square feet of
mounting area with a height of one and on/half feet. Sufficient space or
protection for surrounding structure and roof should be provided due to
radiated and ,onvected heat. Temperature of effluent air is approximately
200°F; the teii,porature of the dissipative elements is not available at
this time.
Panel mounted resistive loads are provided for the Solid State Remote
Power Controller (SSRPC) and the Pulse Width Modulator (PWM). The design
r'.l
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of solid state switches circuit protection, limiting, etc. has advanced
in recent years, and they are available for test at line voltages up to
120 VBC. These switches are expected to provide significant advantages
with respect to speed of operation, descreased transient noise, fault cur-
rent limiting, circuit protection, and remote controllability. The PWM
will simulate pulse width modulated loads and converters. Frequency and
pulsewidth are controlled manually in -the present design but may be easily
modified for remote control if necessary. Input filter designs are pro-
vided for a range,of input voltages and currents in Appendix B. Recent
developments and design of the SSRPC and the PWM are presented in sub-
sequent'sections on Load Bank Electronics. The SSRPC may interface with
the electronics or ACES for status monitoring and control functions. The
PWM requires ±15 and ±5 VDC power for operation from the Load Bank Secondary
converters.
3.2.2.3 Current Shunt Panel
The current shunt panel illustrated in Figure 3.2.2.3-1 contains the
transducer for measuring steady state and transient currents. Two twisted
pairs are connected to each shunt. One pair provides an input to the
electronics for analog signal conditioning, the other connects to jacks on
the front of the load bank panel for transient measurements. Access to
each shunt will be provided to permit direct measurement of current tran-
sients. The main bus ground (TB-2) is returned to the main bus termination
on the fuse panel. The main bus ground is also connected to the electronics
as signal ground for analog measurements. This signal ground confis:iration
is necessary to avoid excessive stress on the signal conditioners during
severe main bus transients.
3.2.3 Load Bank Electronics Design
The electronic componr,cs include ACES Remote Input Output (RIO) units,
secondary power converters, Solid State Remote Power Controller (SSRPC),
Pulse Width Modulator (PWM) and signal conditioning and control circuitry.
The SSRPC will be obtained by MSFC from ongoing NASA development programs.
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A limited supply of ACES components developed by Westinghouse are currently
available at MSFC. Secondary power converters (28/±I5, 28/±5) may be pur-
chased economically from a vendor. The PWM, signal conditioning and con-
trol circuits are new designs which have been derived analytically and
will require breadboard testing at MSFC.
3.2.3.1 Solid State Remote Power Controllers
SSRPC's have been designed for voltages from 28VDC to 120VDC in de-
velopment programs sponsored by NASA LeRC and MSFC. 	 Informal data
indicate current features include capability to 30 amperes, automatic
fault sensing, breaker functions, reset logic and bi-level status outputs.
These developments are significant with respect to space vehicle design.
Current power switchgear designs utilize relays with fuses as the most
reliable method of fault protection for high currents. Quality control
of relays and fuses is expensive and vendors oppose imposition of aerospace
source controls; contact bounce and arcing generate conducted and radiated
EMI. At higher currents.and voltages, arcing becomes more severe and con-
stitutes a safety hazard in a manned vehicle. Solid stage switchgear should
provide a solution for these functional problems. Demonstration of per-
formance under simulated flight condition is necessary to establish con-
fidence in reliability and quality control. A portion of the analytic
studies in later phases of this study will be directed at evaluation of
system noise generation and transient stress on solid state switchgear.
Additional discussion of state-of-art configuration and performance of
solid state switchgear may be found in Section 3.2.3.4 of the Phase I
report.
3.2.3.2 Pulse Width Modulator
The Pulse Width Modulator (Figure 3.2.3.2-1) is designed to simulate
a solid state regulator or converter. The major elements of this com-
ponent are the input filer, semiconductor switch and the drive electronics.
Filter designs are obtained from a computer program developed in Phase 1.
A range of filter designs which include physical and electrical parameters
are provided in Appendix 8; additional designs for any selection of line
voltage and power will be provided to MSFC, as required by the test program.
Filter designs meet the conducted interference requirements defined in
3-12
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Section 3.5 of this report. A Solitron SOT 5853 transistor was selected
for the solid state switch on the basis of response time, current and
voltage capability. The performance of semiconductors in the current and
voltage range of interest is poorly documented and the full power capa-
bility of the RWM will be defined in laboratory test; the initial design
will have a 500 watt capability. It is anticipated that this capability
can be increased to a value in excess of 1.5 KW.
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and second breakdown. Phase/gain characteristics are illustrated in
Figure 3.2.3.2-4. Although this circuit has been simulated with ICAP,
nonlinear characteristics and complex response to high electrical stress
evidenced by real devices leaves areas of design to be resolved in bread-
board test. It is expected that this configuration will perform satis-
factorily with a 500 watt load and 120VDC line, but further development
coordinated with breadboard tests will be required for increased load
power.
i
I
i
0
I151501
Uj
CM
CM
0 V
a
30 1 	r_. I---- -------------------- r ----------------- .I-...-_».----. 	 y. _..__-.....1 --------- 1._.
0.4	 0.6	 0.3	 I.0	 1.2	 1.4
*GAIN
*PHASE	 FREQUENCY-P.Hz
Figure 3.2.3.2-4. Drive Amplifier Frequency Response
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3.2.4 Signal Conditioning and Control Electronics
The signal conditioning and control electronics Figure 3.^.4-1 con-
sist of circuits designed to drive relays and display indicators and con-
dition current shunt signals for Meter displays. These circuits were
designed to operate with both local (Load Bank) and remote (SMU, ALES) con-
trol and display panels without interface circuit modifications.
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1 G 
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S G	 i G
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3 OUTPUT	 3 OUTPUT	 3 OUTPUT
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TEST PANEL -4-	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT
4 INPUT	 4 INPUT	 4 INPUT	 4 INPUT	 4 INPUT	 4 INPUT
	
ACES RIO ♦ 	 5 +15	 - 5 +15	 5 +15	 5 +15	 5 415	 5 +15
	
51AU f
	
6 -15	 6 -15	 6 -I5	 6 -15	 __6 -15	 6 -I5
TB-12
	
T^—'"}j
	
RD-!
	 RD-2
	
RO-3	 RD-4	 RD-5	 RD-6
1	 1'	 1 G	 i U	 1 G	 1 G •	I G	 1 G
	
SMU -4
	 2 O T	 _ 2 O V	 3 O T	 i eo r	 9 98 ET
3 OUTPUT	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT (	 3 OUTPUT	 3 OUIPUTI
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TB-13
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1 G	 1 O	 1 _• 	 1 G
2 28 V	 2 28 V	 2 28 V	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT
3 OUTPUT
	 3 OUTPUT	 3 OUTPUT	 4 INPUT (-)	 4 INPUT(-J	 4 INPUT(^
	
TB-14	 4 ACES	 t ACES	 4 ACES	 5 INPUT (4)
	
5 INPUT(4)	 5 INPUT(+5 PANEL	 5 PANEL
	
5 PANEL	 6 +TS
	 6 +15	 6 +I56 S&M	 6 S&M	 6 S&M	 7 -15
	
7 -15
	
7 -15
ACES R!O 4-
T8-15
	
CM-4	 CM-5	 CM-6	 CM-7	 CM-8	 CM-9
! G	 I G	 1 G	 1 G	 I G	 1 G
	
OUTPUT
	
3 •
 OUTPUT
	 3 OUTPUT	 3 OUTPUT	 3 OUTPUT r 3 OUTPUT
4 INPUT(-)	 4 INPUT(- )	 4 INPUT(-}	 4 INPUT(- )	 4 INPUT(-1	 4 INPUT-
	
TEST PANEL ¢	 5 INI-' ; T( +) 	5 INPUT(+1 	 5 INPUT(4)	 5 INPUT(+)	 5 INPUT(4)	 5 INPUT +
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TB-16
SN.0 f E--0
Figure_ 3.2.4-1. Load Bank Electronics
3-16
2Av2
4
5
6
t
1
3
3.2:4*01 Relay Driver
The relay drivers (RD- on Figure 3.2.4-1) consist of a straight-
forward semiconductor switch as illustrated in Figure 3.2.4-2. Si-level
control signals are input at terminals 4, 5 and 6. The relay coils are
connected between the 28V bus and the switch Q5. The ACES control system
provide 28VDC in the "ON" condition and essentially zero in the off condi-
tion. ACES characteristics are given in Table 3.2.4-1.
R 1 3K 1/8 Watt
R 2 5.1K 1/2 Watt
R 3 10K 1/4 Watt
Q 1 2N2222
CR1-CR5 1N3613
ij
Figure 3.2.4-2. Relay Drive Circuit
Table 3.2.4-1•	 ACES Control Interface
CONDITION
"ON"	 Source Voltage 28VDC ± 10%
Source impedance 100n,
Maximum Current <0.04 Amperes
°OFF"	 Maximum Current <40 Microamperes
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The panel switches on the Load Bank and SMU panel provide 28VDC from
secondary power bus in the "ON" condition and open circuit in the "OFF"
condition. With these input conditions it appears unnecessary to define
more elaborate circuitry for this function. Specific information on the
current required for relay drive irlas not available, however, the limited
data that could be obtained indicate that the requirement is less than
100 ma. The use of the 2N2222 allows sufficient margin for later require-
ment variations. Diode CR1 through CR3 provide isolation between inputs.
The relay driver responds to any of the three inputs on a logical "OR"
basis for the "ON" condition and a logical "AND" basis for the "OFF" con-
dition. Consequentlyy supervision panels which are not functioning should
have all control switches in the "OFF" position. The design assumes a
worst case Beta of 30 for the 2N2222 which is adequate for laboratory
operation.
3.2.4.2 Status Monitors
The status monitors (indicated by SM- on Figure 3.2.4-1) are designed
to indicate presence or absence of voltage and provide drive for two panel
lamps. The circuit design for this function is shown in Figure 3.2.4-3.
The maximum current through the 2N2222 for two panel lamps (40 ma per lamp)
and the ACES logic input (2.7 ma ± 20%) is 83.2 ma. The integrated circuit
IC-1 supplies 2.8 ma minimum base drive to Ql to supply this load. IC-1 is
a biased bi-stable circuit designed to operate "ON" with +20 volts at the
input (terminal 4) and "OFF" with 14 volts at that terminal. This circuit
was evaluated for worst case response with the ICAF program; parameters
used in this analysis are given below.
Table 3.2.4-2. Worst Case Parameters
LM101
Input Offset Voltage
Input offset Current
Input Bias Current
Input Resistance
Voltage Gain
All Resistors
All Voltages
±5 my
200 10% nA
400 ± 10% nA
300, 800 K ohms
25, 160 V/mV
t 1%
1. 5%
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R 1 1.OM R6 0.412M R9 20K C1	 °30pf	 Note:	 Resistors 118W
`	 R2 0.562M R6 1.OM CRi-5 1N3613 C	 0.0111f	
unless otherwise
2	 Hated.
f`	 R3 0.25M R7 100K Q1 2N2222
R4 0.511M R$ 4.7K IC-1 -LM101
Figure 3.2.4-3. Status Sense Circuit
The sensitivity of the input trigger levels was determined by adding
a dummy high gain negative feedback loop between the output of IC-1 and
terminal 4 of the input. Resistor R4 was lifted from the output of IC-1
and connected to M15 volts to stimulate the two stable states of the circuit.
The input is then driven to the voltage which results in the transition
state (zero volts) at the output of IC-1. This evaluation resulted in the
fallowing data.
Table 3.2.4-3. Status Monitor Worst Case
Condition	 Required Input Voltage
ON	 17.69 < E < 21.06 VDC
OFF
	
14.89 > E > 11.65
The significant values, minimum "Off" voltage and maximum "OFF" voltage
indicate range of operation under worst case conditions. In an actual
design the two trigger levels would tend to track and margins between levels
will be approximately 6 volts.
3.2.4.3 Current Monitor
The current monitor designs (indicated by CM- in Figure 3.2.4-1) are
illustrated in Figure 3.2.4-4. This amplifier conditions the voltage
developed across the load channels and load bank current shunt (0- 0.2VDC)
to standard meter display drive voltage (0- S.OVDC). Although the meters
have not been selected for this program and will probably be obtained from
MSFC storage, the current design may be easily modified to any standard
meter characteristic. Worst case operation of this amplifier was evaluated
with parameter variation similar to those for the status monitor. Output
voltage stability was evaluated for minimum and maximum input conditions
and yielded the results belr•;.
Table 3.2.4-3. Current Monitor.- Worst Case
Input Voltage	 Output Voltage
MIN.	 NOMINAL,	 MAX.
0	 -0.149	 -0.001	 +0.143
0.2	 4.829	 5.072	 5.323
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3	 OUTPUT (PANEL METERS) 0-5V
6	 +15	 RI 	I.OK
R Rr,	 R2
	
1OQK
4	 R7	
R3	 24.3K—JVV\R4—
24.3K
INPUT	 R5	 R5	 1.OK
I.OK * 1%
V\r--4— R4
CR-1	 R3	 R7
	
I.OK'i- I%-
CURRENT	 R	 R	 I.OK *'I%
SHUNT	 a	
, 
I
R	 R9	 24.3K* 1%INPUT (+)	 a	 RCRT25 4&-	 c	 30pf2
GR1-2	 IN3613
R9	 IC-1	 L14101
C
7
+15 GI
NOTE: All resistors 118 watt
unless otherwise noted.
Figure 3.2-4-4. Load Current Monitor
r^ These values indicate *2.5% and ±5% (of full scale) possible error at
the remote meter display without part selection. This is considered ade-
quate for this design since the remote display is used for information only.
Accurate measurements will always be performed with local instruments at the
load bank test panel.
These signal conditioners require balanced inputs since the current
shunt terminals will be at a small but significant voltage off ground.
The ±15 volt secondary converter and signal ground for the current monitor
are connected to main bus ground. This configuration eliminates excessive
electrical stress across the semiconductors during severe main bus transients
such as major fault simulation. The signal conditioner is also protected
from transients coupled through the leads between the load bank and the SMB
by diodes CRi and CR2. The stability of the feedback amplifier was eval-
uated on ICAP with a simulated 50 meter signal lead attached to the output.
Gain and phase margin are approximately 12db and 50 0 under these conditions.
While it is preferred that these margins be larger for a signal conditioner,
simple compensation techniques and uncertainties in the frequency charac-
teristics of the actual harness make further design study undesirable prior
to breadboard tests.
3.2.5 Load Bank Interface Wiring
The signal conditioning and control electronics interface with all
load bank components, load bank test panel (Figure 3.2.5-1) and the SMU
panel switches, panel light and meter displays. The interconnections
between these circuits are defined in Table 3.2.5-1. Secondary power
converter and R10 connections are shown in Figure 3.2.5-2. A summary
of load bank harness runs is illustrated in Figure 3.2.5-3.
y
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Table 3.2.51. load Bank Signal Conditioning Electronics Interface
INTERFACE	 ELECTRONICS
SIGNAL.	 TERMINAL BOARD TERMINAL TERMINAL BOARD TERMINAL ELECTRONICS TERMINAL
F1 Status in 3 1 8. 1 SI4-1-4
F2 Status in 3 2 8 2 S14-2-4
F3 Status in 3 3 8 3 SM-3-4
F4 Status in 3 4 8 4 SM-4-4
F5 Status in 3 5 8 5 SM-5-4
F6 Status in 3 5 8 6 S14-6-4
F7 Status in 3 7 8 7 SM-7-6
F8 Status in 3 8 8 8 S14-8-6
F9 Status in 3 9 8 9 SM-9-6
Ki Status in 4 11 8 10 SM-10-4
K2 Status in 4 12 8 11 SM-11-4
K3 Status in 4 13 $ 12 SM-12-4
Y.4 Status in 4 14 B 13 S14-13-4
K5 Status in 4 15 B 14 SM-14-4
K6 Status in 4 16 8 15 SM-15-4
K7 Status in 4 17 8 16 SM-16-4
K8 Status in 4 18 B 17 SM-17-4
K9 Status in 4 19
K1 Control out 4 1 9 1 RD-1-3
K2 Control out 4 2 9 2 RD-2-3
K3 Control out 4 3 9 3 RD-3-3
K4 Control out 4 4 9 4 RD-4-3
K5 Control out 4 5 9 5 RD-5-3
K6 Control out 4 6 9 6 RO-6-3
K7 Control out 4 7 9 7 RD-7-3
K8 Control out 4 8 9 B RD-8-3
K9 Control out 4 9 9 9 RD-9-3
I ideas P1	 {+) in 6 1 10 1 C14-1-5
IMeas1	 -	 in 6 2 10 2 CM-1-4
I Meas ir2	 +	 in 6 3 10 3 CM-2-5
Ileas	 2-	 in 6 4 10 4 CM-2-4
I Meas 93	 +	 in 6 5 10 5 CI4-3-5
I Meas 0-
	
in
1+)
6 6 10 6 C14-3-4
I Meas 04	 in 6 7 10 7 CM-4-5
I Ideas #4	 ) in 6 8 10 8 C14-4-4
I Meas r5 N in 6 9 10 9 CM-5-5
I Ideas 05 (-)	 in 6 10 10 10 CM-5-4
I Meas #i6 (+) in 6 11 10 11 014-6-5
134eas r6 (-) in 6 12 10 12 C14-6-4
I Meas 07 {+) in 6 13 10 13 CM-7-5
I Meas 47 (-) in 6 14 10 14 C14-7-4
I Meas $B (+) in 6 15 10 15 C14-8-5
I Meas ;B {-	 in 6 16 10 16 C14-8-4
I Meas	 '9 (+	 in 6 17 10 17 CI-1-9-5
I Meas 49 (-) in 6 18 10 18 Ch1-9-4
K1 Control in 20 1 14 1 RD-1-4
K2 Control in 20 2 14 2 RO-2-4
K3 Control in Rio 3 14 3 RD-3-4
K4 Control in is 4 '14 4 RD-4-4
Y.5 Control in 20 5 14 5 RD-5-4
K6 Control in 20 6 14 6 RD-6-4
K7 Control in 20 7 14 7 RD-7-4
KB. Control in 20 8 14 8 RD-8-4
K9 Control in 20 9 14 9 RD-9-4
K1 Control in 24 1 15 1 RD;-I-6
K2 Control in 24 2 16 2 RO-2-6
K3 Control in 24 3 16 3 RD-3-6
K4 Control in 24 4 lz 4 RD-4-6
K5 Control in 24 5 16 5 RD-5-6
K6 Control in 24 6 l6 6 RD-6-6
K7 Control in 24 7 16 7 RD-7-6
Y.8 Control in 24 8 16 8 RD-8-6
K9 Control in 24 9 16 9 RD-9-5
WMA^t PA(1{a M
	
3^2^
OF POOR QUALITY
p^iGIIT
POOR
Table 3.2.5-1. Load Bank Signal Conditioning Electronics Interface(Continued)
INTERFACE ELECTRONICS
SIGNAL TEP14INAL BOARD TERMINAL	 TERMINAL BOARD TERMINAL ELECTRONICS TERMINAL
KI Control in 26 1 15 1 RO-1-5
K2 Control i n 26 2 is 2 RD-2-5
K3 Control i n 26 3 15 3 RD-3-5
K4 Control in 26 4 is 4 RD-4-b
K5 Control in 26 5 is 5 RD-5-5
K6 Control in 26 6 is 6 RD-6-5
K7 Control i n 26 7 15 7 RD-7-6
K8 Control in 25 8 is a RD-B-6
K9 Control in 26 9 is 9 RD-9-5
Fl Status out 19,23,27 1 11 1 514-1-3
F2 Status out 2 2 SM-2-3
F3 Status out 3 3 SM-3-3
F4 Status out 4 4 S14-4-3
F5 Status out 5 5 S14-5-3
F6 Status out 6 6 SM-6-3
F7 Status out 7 7 S14-7-3
F8 Status out 8 8 S14-8-3
F9 Status out 9 9 SM-9-3
KI Status out 10 10 S14-10-3
K2 Status out 11 11 S14-11-3
Y,3 Status out 12 12 S14-12-3
Y,4 Status Out 13 13
K5 Status out 14 14 SM-14-3
K 6 Status out 15 15 SM-15-3
V Status out 16 16 S14-16-3
K8 Status out 17 17 SM-17-3
Ke Status out 19,23,27 1B 11 18 S141-18-3
Signal Ground 24 1	 s 12 1 TB-13-10
I Meas V1 out 2 2 CM-1-3
I Meas 112 out 3 3 CM-2-3
I 14eas #3 out 4 4 CM-3-3
I Meas. V'4 out 5 5 C14-4-3
I Meas #5 out 6 6 CM-5-3
I Meas 96 out 7 7 C14-6-3
I Meas #7 out 8 8 C14-7-3
I meas. W8 out 9 9 C14-8-3
I Meas # 9 out 24 10 12 10 CM-9-3
+15 volts 22 1 13 1 6,CM-1 through CM,9
-15 volts 2 2 7 CK-1 through CM-9
Gnd 3 3 I:CM-1 	 through CM-9;
TB-13-10
+15 7 4 5,SM-1 through S14-18
5 6,SM-1 through SM-18
Gnd 22 9 6 1,RD-1 through RD-9S
1,SM-1 through SM-18-,
TO-13-6
+28 18 7 7 2,RD-1 through RD-9;
2,SM-1 through SM-18;
TB-13-9
28V G 18 15 8 TB-13-6
27 19 9 TB- 14 3 - 7
120V G 2 2 13 10 TB-13-3; TB-12-1
ib-a0
CABU
DUCT j
acv
s
SS-13
a
s
SEE
9
Figure 3.2.5-2. Panel-ACES RIO and Power Converters
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Figure 3.2.5-3. Load Bank Interconnection
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3.3' Cable Mocku p Desi gn and Test
The distribution harness is a major study element in this program.
It is usually adequate to treat the electrical interconnections between
subsystems as lumped R, L and C circuits for small spacecraft where
harness runs are less than five (5) meters. However, transmission param-
eters are required to establish a valid analytical model for high
frequencies or large spacecraft. Some limited investigative studies have
been made on aircraft harnesses although there has been no significant
characterization of large spacecraft distribution system parameters.
Furthermore, the environment of space vehicle development and production
normally precludes tests or use of instrumentation not directly related
to the mission plan. The High Voltage lest Facility is designed to elec-
trically simulate an aerospace vehicle electrical distribution system.
Tests will be performed under steady-state and transient conditions to
fully characterize the electrical performance of the harness and to
establish a data base for analysis of power and signal transmission
parameters.
The harness runs between Test Facility elements are illustrated in
Figure 3.3-1. A cable duct will support the cable, simulate vehicle
structure and provide personnel safety. Electrical bonding will be main-
tained between the cable duct and the SCU, SMU and the load banks. Frame
ground connections will also be provided between the power source components
and the 8CU. The electrical system design is consistent with single point
ground philosophy. The design approach is illustrated in Figure 3.3-2.
LOAD ZBANK	 LOAD aBANK	 i LOAD BANKj
CABLE DUCT
POWER	
BUS	 I — —
SOURCE	
CONTROL
UNIT	 2
ACES
5UPERVI5ION	 '	 LOAD BANK I	 AD BANK I	 LOAD BANK
MONITOR UNIT i	 1	 #1	 63	 #5
Figure 3;3--1. Test Facility Cable Runs
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Figure 3.3-2. HVDC Test Facility - Grounding Configuration
a
3.3.1- Harness Design
The Test Facility cables will be routed between the BCU, load Banks
and SMU via metal trays suspended from the laboratory ceiling. The
harness will consist of the main power bus, secondary sower bus, signal
and control cables. Initially these will be separate but physically
adjoining harnesses. During later tests, all wiring will be laced together
to obtain data on coupled EMI.
System cables and connectors are identified in Figure 3.3-3. It
should be noted that ACES cable runs are shown for illustration only.
The data bus consists of nine (9) twisted shielded pairs forming a
triple redundant system. Details on cables, connectors and wiring are
provided in the Westinghouse ACES manual Dwg. No. 361332. The SMU cables
are 50 AWC 7#22 conductors which provide approximately ten spare conductors.
Cable WP1-( ) is the main power bus which will carry a maxim±jm of 300A
in steady-state to the designated ( ) load bank. This cable i s of
major interest in this study and the design requirements ar a given below.
Classification - Type IV - Open Bundle
(a) This classification is for the general use outside the crew
compartment area. The electrical characteristics of this cable
will be similar to those of a crew compartment area cable and
the economical open construction provides better access for
test and the inspection than the enclosed designs.
(b) Style - Style B
Spot ties were selected for reasons of economy and ease of
fabrication.
(c) Lay of Wire - Configuration T - Twisted.
This is a preferred configuration which minimizes radiated and
coupled EMI. Random lay would provide better access and ease
of fabrication but does not have the desired characteristics
for simulation and test of a flight harness.
(d) Wire
The wire shall be standard wire nickel plated copper or copper
alloy.
(e) Insulation - TFE or FEP (Teflon)
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Figure 3.3-3. Test Facility Cabling
Since the cost of design and assembly is based on model shop tech-
niques, it is expected that the harness will be assembled in the test
laboratory. It may not be feasible to twist the longest cable (50 meters)
to be used in the program in this environment. The standard alternative
configuration is random lay. However, it is preferable that the orienta-
tion between conductors remain constant throughout the cable due to the
requirement to measure transmission parameters. The parameters affected
by conductor orientation are distributed capacitance and inductance.
Capacitance is influenced primarily by the proximity of the supporting
cable trays and would be more equally distributed between conductors with
random lay as opposed to the fixed orientation. However, random lay
reduces the value of the measurements results due to the lack of design
control. Inductance is a function of the spatial distribution and polarity
of current flow through the cable cross-section. It is necessary to
control the conductor orientation In order to evaluate the effect of
current polarity distributions. Informal measurements in multiconductor
cable have indicated major shifts in cable inductance for different
selections of positive and negative current paths. Consequently, the
maintenance of fixed conductor orientation in the main bus distribution
cable is necessary to effective performance of the test program.
The conductors in the main bus power cable are #8 (MSFC # similar
to AWG) nickel coated stranded wires. The physical characteristics as
required by MSFC Specification 40M39513 are summarized below.
Conductor size
	
#8 (MSFC)
Nominal Conductor Area
	 16,983 circular mils
Number of strands
	 133
Strand size
	 #29 (MFSC)
Plating
	
0.2 mil nickel
Resistance
	
0.688 ohms/1000 feet
Insulation
	 FFP or TFF
Insulation Thickness
	
20 mils (minimum)
It should be noted that MSFC wire size differs slightly ( 3%) from
standard AWG cross-sections. Automated analysis and measurements have
been performed for this conductor and are discussed in detail in
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Appendix A. Both approaches indicate that a single pair of these cnn-
ductors become quaker wave resonant at about 15 MHz. From this data
^J	it is estimated that a 5 pair (7#8) 50 meter cable will become resonant
at approximately 3 MHz. Resonant conditions are a factor in the generation
and coupling of radiated and conducted EMI.
The parameters of , other harness cables are not considered critical
and may be procured from vendors or from MSFC stock. Identification
and wiring lists for all cables are provided in Tables 3.3-1 to 3.3-11.
Table 3.3-1. Cable Identification
Converter Copy
Cable Harness and Wiring
Cable Description
WP1-( ) Main bus power distribution, BCU to Load	 Banks ( }
WP2-( ) Secondary power (28 VDC) distribution, BCU to Load Banks
WP3 Source power distribution, Battery I to BCU
WP4 Source power distribution, power supply I to BCU
WP5 Source power distribution, Battery II to BCU
WP6 Source power distribution, power supply II to BCU
WSl-(	 ) Control and monitor signals, SMU to load Bank ( )
WS2-( ) Control and monitor signals, ACES to Load Banks
WS3 Control and monitor signals, SMU to BCU
WS4 Control and monitor signals, ACES to BCU
Table 3.3-4
a
Wire List
BCU COMPONENT - CABLE n WP2-( ) LOAD BANK
Connector Connector
Terminal Lugs Terminal Lugs
P3-(	 ). AWG Current Voltage P5-(	 )
Terminal Guage Amps Volts Signal Function Terminal
1 12 4 28 DC 28 VDC Power 1
2 12 4 - DC 28 VDC Ret 2
3 12 - - Spare - 3
4 12 - - Spare - 4
Table 3,3-2: Wire Lisa:
BCU COMPONENT - CABLE m WP1-( ) LOAD BANK
Connector Connector
Terminal Lugs Terminal Lugs
TB5-( ) AWG Current Voltage TB1-(	 )
Terminal Guage Amps Volts Signal Function Terminal
1 8 20 300 DC Main Bus-Power 1
2 2
3 3
4 4
5 300 Main Bus-Power 5
6 - Main Bus-Power 6
7 - 7
8 - 8
9 - 9
10 8 20 - DC Main Bus-Power 10
i
Table 3.3-3. Wire List
BAT I COMPONENT CABLE # WP3C(:
Connector Contactor
Terminal Lugs Terminal Lugs
TB1 AWG Current Voltage TB1
Terminal Guage Amps Volts Signal Function Terminal
1 00 150 120 DC 120 VDC Power 1
2 00 150 120 DC 120 VDC Return 2
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POWER SUPPLY I COMPONENT CABLE # WP4 BCU
Connector Connector
Terminal Lugs Terminal Lugs
TBl AWG Current Voltage TB2
Terminal Guage Amps Volts Signal Function Terminal
1 OO 150 120 DC 120 VDC Power 1
2 00 150 120 DC 120 VDC Return 2
Table 3.3-6. Wire List
BAT II COMPONENT CABLE # WP5 BCU
Connector Connector
Terminal Lugs Terminal Lugs
TB1 AWG Current Voltage TB3
Terminal Guage Amps Volts Signal Function Terminal
1 00 150 120 DC 120 VDC Power 1
2 00 150 120 f 120 VDC Return 2
Table 3.3-7. Wire List
POWER SUPPLY II COMPONENT CABLE	 WP6 BCU
Connector Connector
Terminal Lugs Terminal Lugs
TB1 AWG Current Voltage TB4
Terminal Guage Aids Volts Signal Function Terminal
I 00 150 120 DC 120 VDC Power 1
2 00 150 120 DC 120 VDC Return 2
I_	 I	 I	 I	 !	 l
Table 3.3-8. Wire List
SMU COMPONENT - CABLE # WS1-( ) LOAD BANK
Connector Connector
Pl-(	 ) AWG Current Voltage P6-( )
Terminal Gauge Amps Volts Signal Function Terminal
1 22 0.04 28 Bi-level Fuse #1 Status 1
2 #2 2
3 #3 3
4 #4 4
5 #5 5
6 #6 6
7 #7 7
8 n8 8
9 Fuse #9 Status 9
10 Relay #1 Status 10
11 #2 11
12 #3 12
13 #4 13
14 #5 14
15 #6 15
16 #7 16
17 #8 17
18 22 0.04 28 Bi-level Relay #9 Status 18
19 2 <0.01 28 Bi-level Relay #1 Control 19
20 #2 20
21 #3 21
22 #4 22
23 # 5 23
24 #6 24
25 #7 26
26 #8 26
27 22 <O.OI 28 Bi-level Reaay #9 27
28 22 <0.01 15 Analog Meas #1 Current 28
29 #2 29
30 #3 30
31 #4 31
32 #5 32
33 #6 33
34 #7 34
35 #8 35
36 22 <0.01 15 Analog Meas n9 Current 36
37 22 0.8 28 DC 28 V Power 37
3B 22 0.1 300 DC Meas Line Volts 38
39 22 0.1 - DC 120 V (Signal) Gnd	 39
40 22 - - - Spare 40
41 41
42 42
43 43
44 44
45 45
46 46
47 47
48 48
49 49
50 Spare 50
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Connector
Voltage
	
Signal	 P2
Volts	 Type	 Function	 Terminal
28 Bi-level Status PS-1
BAT-1
PS-2
BAT-2
Main Bus 1
Main Bus 2
Load Bus 1
Load Bus 2
Load Bus 3
Load Bus 4
Load Bus 5
Load Bus 6
Load Bus 7
Load Bus 8
Parallel Alert
28 Bi-level Sta us Parallel Active
28 Analog Meas Current PS-1
Current BAT-1
Current PS-2
Current BAT-2
Current Main Bus 1
Current Main Bus 2
Voltage PS-1
Voltage BAT-1
Voltage PS-2
28 Analog Meas Voltage BAT-2
28 fii-level Command BAT-1 Main Bus 1
PS-1/14ain Bus 1
BAT-2/11ain Bus 1
PS-1/Main Bus 1
BAT-1/Main Bus 2
PS-1/Main Bus 2
RAT-2/Main Bus 2
28 Bi-level ConrTand PS-2/Main Bus 2
28 Bi-level Command Parallel Source
28 DC 28 V Power
- DC 120 V Grnd
Signal Grnd
Spare
Connector
P4
	
AWG	 Current
Terminal
	
Gauge	 Amps
22	 0.04
22
	
0.04
22	 <O.DI
22	 <0.01
22	 <0.01
22	 e0.g1
22
	
0.04
22
	
2.0
22
	
2.0
22
22
l
Cable and connector design specified in ACES Manual - see Westinghouse Dwg. No. 361332
Table 3.3-10. Wire List
BCU
	
COMPONENT - GABLE IDENT # WS3
	
Sulu
Table 3.3-11. Wire List
ACES	 COMPONENT - CABLE n WS4	 LOAD BANK
Connector	 Connector
Terminal	 Terminal
Cable and Connector design specified in ACES manual- see Westinghouse Dwq. No. ED361332
3.3.2 Connectors
Connectors may be of any manufacture of good commercial quality.
MFSC part numbers for applicable connectors are provided in Table 3,3-12.
Table 3.3-12. Facility Connectors.
Pi-(	 } NB6B22-55SNC
Jl-(	 ) NB7E22-55PNC
P2 NB6E22-55SNC
J2 NB7E22-55PNC
P3 NB6El4-4PNC
J3 NB7c.14--4SNC
P4 NB6E22-55PNC
J4 NB7E22-55SNC
P5-(	 } NB6E14-4SNC
J5-(	 } NB7E14-4PNC
P6-( } NB6E22-55PNC
J6-(	 ) NB7E22-55SNC
ACES fe: Westinghouse Dwg. No. EDP 361332
CONNECTORS
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r	 3.3,3 Harness Assembly
There are a number of possible cross-section configurations for the
main bus power cable which result in desired minimum spacing between
conductors. However, unless potting or a non-standard harness tie is
used, the cable will assume an approximation of the configuration shown
in Figure 3.3-^4a due to the radial force of the harness ties and the low
friction of the teflon insulation. Consequently, the selected conductor
orientation will conform to this configuration. Control of conductor
orientation during assembly may be :maintained by the use of a simple
pattern, Figure 3.3-4b, which may be easily fabricated. The ends of the
conductors are passed through the pattern and fastened with harness ties.
The pattern is moved along the conductors maintaining the cross-section
configuration of the cable as harness ties are added. The cable may be
assembled in this way in any convenient area or in the cable duct. The
relative disadvantages of threading a long heavy cable through the duct
supports and working on scaffolding will need to be evaluated at the
time of assembly. The decision with regard to twisting the main bus
is considered an important factor in this design. Resolution of this
C _y
tissue must await discussion with MSFC engineers and evaluation of assembly
resources.
0 0 0
0(a)	 0	 0
CABLE CROSS-SECTION	 0
(h)
CABLE ASSEMBLY PATTERN
Figure 3.3-4. Cable Configuration Control
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The prefabricated cables for the remainder of the harness will be
placed in the cable tray individually and secured to the trays and to
each other. Cable entry and exit from the duct may be over the sides
of the tray or through access ports if available. A constant physical
configuration is necessary to maintain test control during an extended
study program. Sections of cable which run between the duct and test
facility components should be supported and secured to metal struts to
maintain cable configuration and also protect personnel from damaged
conductors. The metal struts should be bonded to the component and cable
duct to maintain frame ground continuity.
3.3.4 Cable Trays
The cable tray or duct provides support for the cable, simulates
vehicle structure and provides protection from arcing for the operating
personnel. The cross-section of the duct should provide 9.7 cm  for each
(100A) load bank served; cable weight is approximately 1.0 kg/m for each
(lOOA) load bank served. Although the present steady state capability of
the power supplies is three hundred amperes (300A), it is assumed that six
load banks with one hundred ampere capability each may be used in the
facility. 0n this basis, the requirements for the cable duct are:
Conductor Carrying Cross-Section 	 58 cm2 (minimum)
Support Weight	 6.25 kg/m (minimum)	 3
The configuration of the cable tray as shown in Figure 3.3-5 permits R
more flexibility in selection of cable routing than the previous approach
which featured a single continuous path. Junction boxes have also been
discarded as an unnecessary complication. The cable trays may be fabricated
out of any material although non ferrous metal is preferred. The trays
must be electrically bonded together and to the structures of the HVDC
Test Facility for personnel safety and correct conditions. Notices must
be posted to display hazardous voltages and current warnings.	 t
3.3.5 Functional Test
The number of wires and level of complexity of the test facility
cable do not justify use of specialized harness verification and test
equipment frequently utilized for this purpose. However, if such equipment
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is readily available, time and effort may be conserved. Tests on cables
shall meet the following criteria.
- Continuity Test
	
	 R < The greater of 1.1 Ro , 0.2 oiMs
Ro = Calculated conductor resistance
- Connectors main bus terminal lugs shall provide less than 0.1
volts drop between ware and terminal strip while conducting
ten (10) amperes.
- Leakage Test	 Leakage Voltage
	
1500 VDC	 10%
Leakage Resistance	 > 100 Megohms
Leakage Dwell
	
1/2 Second Minimum
- Inspection - Verify that power source cabling polarity is main-
tained correctly.
Verify that individual conductors in the main bus
.,1	 are connected to their designated terminals.
It must be noted that despite simple test requirements, the Test
Facility will contain hazardous voltage and current. Assembly errors
are a source of danger to personnel as well as a potential cause of
equipment damage.
.	
.1	 .	 I	 .	 ,	 ^ L ' "	 I	 -	
.	 . I	 -
3.4 SOURCE SIMULATOR DESIGN
The power source for the Multi-KW HVDC Test Facility consists of two
120V battery packs and two 2-130 Vdc power supplies. The functional
schematic diagram of Figure 3.4-1 defines the electrical interface between
the power source and the test facility elements. power source configura-
tion ij controlled by the battery and power source switch panels; system
power control is provided by switchgear in the BCU. The power source
design provides simulation of a large fuel cell with steady-state power
of 36 KW at 120 and 240 Vdc.
r POWE S URCE]	 CCU
	
F— LOAD BANK
F
AKILE DDUC, f
BATTERY
POWER
T'r-LipcSUPPLY 
r
PLY
L_^L
I	 I
CENTRAL GROUND I
POINT
.._I
STRUCTURE	 RPC
GROUND
$ LOAD I
E	
LOAD CIRCUITS
E	 I
Figure 3.4-1. Power Distribution Circuit Elements
3.4.1 Power Source Requirements
The power source is rr,uired to provide simulation of large space-
craft power source under steady-state and major fault transients to
enable the study of power distribution characteristics, power switchgear
performance, and fault removal techniques. The required characteristics
were based on expected performance of fuel cell power sources and were
defined in phase I report (Multi-KW DC Power Distribution System Study
Program, Contract NAS8-28726, April 1974).
3-43
r ti
Power Source Characteristics (Fuel Cell)
Voltage	 28-120 Volts
Current	 0-150 Amperes
Response	 10 msec
Dynamic Impedance	 15 mohrris
Static Impedance	 30 mohms
Effective simulation of flight hardware electrical performance is
required. Physical, thermals and life requirements are to be consistent
with laboratory applications and constraints. Maximum use of cost effec-
tive commercial/industrial quality equipment where appropriate is a
preferred approach.
3.4.2 Power Source Hardware
The configuration of the Te^it Facility power source is illustrated
in Figure 3.4-2. Batteries and power supplies were selected during the
previous phase of this study.
:.j ,,
	
	
The electrical and physical characteristics of the system elements
are as follows:
Power Supply (Christie Electric 2CO135-150E4S)
Voltage	 2-135 Volts do
Current	 0-150 Amperes
Output KW	 20KW Max
Regulation (Static)	 0.1% or 50MV
Regulation (Dynamic) 	 10 Volts ( No Load - Full Load)
Ripple	 100 my
Response Time	 50 msec (No load - Full Load)
125 msec (Full Load - No Load)
Input Power
Voltage	 220/440/480 30 AC 57-63 Hz
Current	 46 Amperes/Phase (440 Vac)
Weight	 650 lbs
size	 18"(W) x 22 1/8°(D) x 30 7/8"(H)
3	 Number Required	 2
i
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•
120 W740 V
!1	_ +	 + _	 ^ +
 r 3l
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6-FH-13	 6-FH-13	 d-FH-13	 6-FH-13
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1	 6-FH-13	 6-fH-T3	 6-FH-13 ; 6-FH-T3
	
frFH-13	 I	 I	 I	 5AT GP O
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}	 3 0 80HZ	 I	 OUTPUT
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	 OFp	 ON j	 120V /2,0 VE	 (CHRISTIE ELECTRIC 2C4135-150FAS) 	 •	 o-- -i--^.
51	 I	 ,
	
4	
I
460 Y AC
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3# 60HZ	 f	 240 V	 120 V I	 i28 V
POWER SUPPLY	 52(CHRIS'nE ELECTRIC 2C0135-150M)
I
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FRAME GN0
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Figure 3.4-2, Power Source
3-45
i
i
Batteries (Exile 6-FH-13)
Type Cell	 Lead Acid
Capacity
	 90 Ampere-Hours (5 hour rate)
32 Ampere-Hours (5 minute rate)
Voltage	 12 Volts
Plates/Cell
	 13
Size	 14 1/4"(L) x 7 5/16"(W) x 10 13/16"(H)
Weight	 78 lbs (Filled)
Number Required	 30 (Includes 10 Spares)
Battery Rack (C&D Batteries RD-80i-8)
Type	 Two Tier
Size	 96"(L) x 16"(W) x 35 1I/15"(H)
Weight	 132 lbs
The function of the switch panels is to enable implementation of 120V
and 240V configurations. Switches are also provided to open ground, output,
and intermediate terminals. This reduces the possibility of contacting
hazardous voltage during assembly and maintenance.
3.4.3 Performance
The quality of performance of the power source is determined by the
degree to which an effective simulation of a fuel cell is achieved. The
analysis of fuel cell performance was performed in the previous report;
the equivalent circuit is shown in Figure 3.4-3.
'I-
0.8g
0.8SZ
The expected response to a 150 ampere step load from a 120 volt source
is,
eo = 0.965(120)(1 + 0.0187e-98.2t)	 Eq. 3.4-1
A preliminary analysis of the Christie power supply based on output
transient measurements was also performed.and the equivalent circuit is
illustrated in Figure 3.4-4. The output response of this circuit to a
150 ampere step load indicated in Equation 3.4-2.
3.3mh
i
Figure 3.4-4. Power Supply Equivalent Circuit
eo = 120(l - 0.289e-30.2t Sin 0.5t)	 Eq. 3.4-2
During simulation of a fuel cell source, it is planned to parallel
two 120V battery packs and one Christie power supply. Analysis in the
previous report has shown that the equivalent source impedance of the
batteries-will be approximately 0.037 ohms. The equivalent circuit is
illustrated in Figure 3.4-5.
0.037a
3.3mh
0.248fE1	 0.8a eo	 0.8a
ti iv
Figure 3.4-5. Combined Battery and Power Supply
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Response to the 150 ampere step load is,
eo = 120(1 - 0.026e-84.71 Sinh 77.11)
= 1200 + 0.026e-161.81 - 0.026e
-7.6t )	
Eq. 3.4-3
The addition of resistance in series with the power supply completes
the simulation configuration as illustrated in Figure 3.4-6.
0.037n
Figure 3.4-6. Fuel Cell Simulation (I<300a)
The output response to the 150 ampere step load is then,
eo = 0.979(l + 0.032e" 105.51 + 0.032e-11.71 )	 Eq. 3.4-4
Comparison with Equation 3.4-1 indicates that this response is a reasonable
approximation of the Fuel Cell Source.
Use of the batteries and combinations of small resistances and large
capacitors would provide a more accurate simulation. However, the major
function of the battery is to supply high fault pulse current. The power
supply provides steady-state loads and maintains the batteries in the
necessary fully charged state prior to fault testing. When a major fault
condition is simulated, the maximum output of the power supply may be
exceeded if fault removal techniques are not in effect. At that point
(approximately 300 amperes), the power supply performs an automated shut-
down and the batteries provide the total load current. The source
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impedance then consists of the series 0.037 ohms of the battery and a shunt
element comprised by the 0.03 ohm resistance added to the power supply
and the power supply output capacitance of 120,000 uf. This network
(Figure 3.4-7) continues to provide good simulation of the fuel cell source.
0.037a
	 I
i	 U.12f
Figure 3.4-7. Fuel Cell Simulator (I>300a)
3.4.4 Battery Charging
i
The batteries may be floated on the power bus during normal operation
to maintain full charge and to control the power source impedance
parameters. If the batteries are not to be used for extended periods,
life will be extended by complete discharge. Subsequent to such periods,
recharging is necessary and will be performed by manual control. The
recharge operation may be implemented conveniently through the Bus
Control Unit as illustrated in Figure 3.4-8. Battery supplier
instructions should be followed; however, there are no critical factors
involved. Charging may be performed at high rates without damage or
hazardous electrical and thermal conditions. Care must be exercised to
insure venting of effluent gases to outside air. The following simple
procedure should be sufficient to perform the battery charging operation.
1. Open main breakers (BCU).
r`
	 2. Adjust power supply(s) to two (2) volts less than the
battery voltage.
3. Close the contactors which establish the desired charge
path.
?	 4. Raise the power supply voltage until the required charge
rate is established.
E:	 5. Periodic adjustments will be required until the desired
float potential is achieved.
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= Figure 3.4-8.	 Battery Charging Paths
It should be noted that the power source involves hazardous voltages
and currents.	 Adequate switching capability is provided to reduce the
necess ity of working on active circuits; however, batteries cannot be
turned off.	 During assembly and modifications of the battery pack, it
wi ll be necessary to operate with essential live circuits.	 while shock
hazard is small, the inherent high current capability can produce arcingr ,
.	 and heat hazards.
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3.5 SUPERVISION AND CONTROL
The HVDC Test Facility provides a means for comparison of conventional
(analog, bi-level) and digital supervision and control approaches. The
conventional design has been defined in the current study; the digital
system is a Westinghouse development and the components for a limited
installation are available at MSFC. These supervision and control systems
simulate a "cockpit" control panel and will also serve as a test control
station during facility test operations. Both-systems are connecter' at
all times and facility subsystem functions may be operated to the 11011"
condition from either panel on a logical "OR" basis. During normal operation
simulation one of the systems will have all control functions set to the "OFF"
condition to prevent functional interference. Data may be displayed on
both consoles at all times. In addition to these supervision and control
systems, manual controls and test jacks are provided on the Load Banks
for local control and measurements. All local controls will be set in
the "OFF" condition during normal facility operation. Precise measurements,
EMI evaluation and transient performance will be implemented with one or
more mobile test racks which may be moved conveniently to the test location.
Semi-permanent test sets are preferred to maintain control measurement
parameters particularly when several interconnected pieces of equipment are
required for a test program. These test sets were defined in Phase 1 of
this study program and will be summarized in subsequent paragraphs.
3.5.1 Digital Control
The ACES system developed by Westinghouse utilizes a digital command
and data acquisition approach to control remote power switching devices
and monitor binary data which describe the state of a power distribution
system. Drawing and descriptions at the ACES equipment were taken from the
Automatically Controlled Electrical Systems (ACES), System and Operational
Description Manual, October 1972.
Signals are transmitted on a redundant data bus which provides weight
and reliability advantages over the classic separately wired approach.
Control of the system is maintained with a small general purpose computer
J	 using time multiplexed signals. In addition it may be programmed for self
checkout, automatic fault sensing and control and power sequencing. The
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r^ functional elements of the system are the general purpose computer which is
designated Distribution Control Center (DCC), and local interface equipment
`	 designated Remote Input/Output unit (RIO) and the operators panel designated
Data Entry and Display (DED). The system is designed with the intent to
interface with solid state RPCs but is compatible with electronic/electro-
magnetic power switchgear. The general configuration of the system is
illustrated in Figure 3.5.1-1. The RIO provides all interfaces between
the DCC, the power distribution system and the DED. The major components
'of the system are connected in a triply redundant configuration as ilius-
tr-^ed in Figure 3.5.1-2. The internal circuits in each RIO are also
triple redundant.
The following is a brief description of the elements of the system.
Complete details may be found in System and Operational Description
Manual provided by Westinghouse at MSFC.
3.5.2 Distribution Control Center (DCC)
The DCC is a small general purpose military type computer of modular
design and uses standard transistor-transistor-logic (TTL) integrated
circuit devices of medium scale integration (MSI) complexity to maximum
advantage. It is composed of control, arithmetic, memory and input/output
units.
The control unit operates with 16 single-address instructions, all
indexable and capable of using any one of eight general purpose registers.
A computing speed of over 300,000 instructions per second is obtained with
magnetic core memory.
The arithmetic unit features parall.el arithmetic logic on the 16 bit
words. It uses fixed po i .t, fractional two's complement notation. It
contains eight general purpose registers.
The magnetic memory is in 4096 word modules and is expandable to 16
modules; cycle time is 1.0 microsecond. The approximate memory requirement
for this system is lK words per RIO; this includes all software functions.
F:
	
	 The DCC input/output unit contains a serial data transmission capabi-
lity for multiplexed communication with the RIOs, a real time clock, and
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Figure 3.5.1-1. System Schematic
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Figure 3.5.1-2. Triple Redundant System _ACES
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additional input/output mode control. The buses which interconnect the DCC
with the RIOs are in,triplet, with provision in the DCC for built-in test
to verify the integrity of each bus individually. The unit can withstand
a data bus short circuit to ground on any one bus, or a short between DATA I
and DATA II without damage.
3.5.3 Data Entry+ and Display Panel (DED)
The DED contains a 10 digit keyboard, a numerical display and several
switches and indicating lamps. An operator can open or close an RPC by
keying in the appropriate three digit RPC address and pressing the "open"
or "close" switch. The DCC is programmed to permit keyboard control of
only selected RPCs. If an incorrect address or an address of an RPC not
subject to keyboard control is keyed in, the "invalid address" lamp will
light.
If an RPC trips, the "RPCs tripped" lamp lights. The addresses of the
tripped RPCs can be displayed by switching to the "RPCs trip" mode and
pressing the "clear/update" switch.
If the system goes into an automatic load shedding mode, the "loads
shed" lamp will light. The addresses of the RPCs controlling the shed loads
can be displayed in a manner similar to that for tripped RPCs by switching
to the "loads shed" mode.
3.5.4 Remote Input/Output Units RIOs
Each RIO will accommodate up to 64 transistors, status lamps, RPCs or
any combination thereof. Each has 64 command output and 64 status inputs.
The control outputs provide signals which activate an RPC or the panel
indicator. The status inputs accept signals form transducers, limit switches,
and the status indicator OU 4'dut of an RPC.
The RIOs are assigned an address via a permanently wired mating connec-
tor, so each RIO in the system has a unique address code. Random access
to the RIOs in the system is thus provided with only one part number RIO.
Each RIO is constructed in triplet in such a manner that it is essen-
tially three input/output units, each one driven by a separate data bus.
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Each unit is completely self- contained with its own power supply, each
power supply provided with three sources of power. Thus a failure in one
unit will not propagate into another unit. The outputs of the units are
joined at a buffer which drives the RPCs. Each RPC has its own buffer unit.
A failure in any portion of the individual units has no effect on system
performance. A failure in the buffer affects only one RPC. Each buffer
can be current limited so that the output may be short circt,ited without
disturbing the rest of the control system.
3.5.5 ACES Interface
Interfaces exist between ACES, the Test Facility and the conventional
Supervision and Monitor Unit (SMU) at the control input to the relay drivers
and the output from the status sensors. These circuits are discussed in
sufficient detail in Section 3.2 Load Bank Design. Control and status sense
interface circuits are shown in Figure 3.5.5-1a and 3.5.5-ib. The ACES
interface parameters are given in Table 3.5.5-1. This data was obtained
informally from Westinghouse personnel and engineering sketches.
y
Table 3.5.5-1. Interface Definition
ACES	 TEST FACILITY
Control
	
Relay Driver
"ON'1
Open Circuit Voltage (L) <28V*
	
Maximum Input Voltage (P) = 40V
Maximum Load Current (P) <0.04A 	 Maximum Input Current (L)
@ 30V	 4.0O6A
"OFF"
Maximum Output Current (L) <40ua 	 Maximum Input Current (P) <20
Status Sense	 Status Output
Sense "ON"
Output Current (L) 2.7f2D milliamps	 Min. Sink Current (R) y 100 ma
Sense "OFF"
Maximum Sink Current (P) <40Ua	 Max Sink Current (L) <0
Open Circuit Voltage <15V (L)
L = Circuit Limited 	 * Power Source Voltage
P = Permissible Limit
R - Required Value
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Figure 3.5.5-1a. Status Monitor Interface - ACES
Figure 3.5.5-1b. Command Interface - ACES
3.5.6 Supervision and Monitor Unit
The.Supervision and Monitor Unit (SMU) provides displays and controls
of BCU and Load functions. The BCU functions are located on the left side
of the panel (Figure 3.5.6-1) ai4d provide individual controls to connect
any one of the four power sources to either main bus. Paralleling power
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supplies is inhibited by logic in the BCU; attempts to connect two powerf ti
sources to one main bus will result in a Parallel Source C/W alert.
Parallel source operation can be enabled by moving the Parallel Source C/W
switch to "ON". Status lamps indicate presence of voltage from a power
source at the input to the BCU, main bus voltage and load bank bus voltage.
Voltage and current for any one power source may be selected and displayed
on a dual face vertical scale meter. Load bank bus current and voltage
and individual load channel current are also displayed as selected by
the rotary switches. The status of all load bank fuses and relays are
displayed on the right side of the panel along with the relay control
panel switches. This is somewhat more elaborate than would be expected in
a conventional "cockpit" control panel, however the displays are considered
consistent with the experimental nature of the Test Facility.
3.5.6.1 SMU Circuit Design
The SMU functions are implemented with simple switching network and
passive components. The load Banks and the BCU provide required supply
voltages and grounds on an individual basis to prevent ground loops. The
SMU interfaces with the BCU through receptacle J2. Associated control and
display circuits are illustrated in Figure 3.5.6-2. Panel lights have been
added to provide quick look source control status consistent with the Load
Bank displays. Load Sank voltage and current control and display circuits
are shown in Figure 3.5.6-3. Interface connections for eight load Banks
are provided through receptacles Ji-1 through J1-8. Load Channels are
selected by rotary switch 512; load Banks are selected by rotary switch 513.
Panel lamp and load channel switching circuitry is shown in Figure 3.5.6-4.
Signals to each switch contact and panel lamp are indicated by the listing
for the J1 receptacle on Figure 3.5.6-3 and 3.5.6-4.
It has been assumed uat the panel lamps will require at least 40 ma
at 28VDC. Signal conditioner design for the meter displays has assumed
input resistance greater than 100KQ for the meters. Specific hardware has
not been defined for the SMU since it is expected that MSFC stores will
supply available parts. Deviations from the circuit design assumptions
are not expected to require redesign. However, it such •redesign is indi-
cated, only minor modifications would be required.
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Figure 3.5.6-2. Supervision Monitor Unit Power Source Display and Control
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Figure 3.5.6-3. Supervision Monitor Unit Load Bank Analog Measurement Display
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Figure 3.5.6-4., Supervision Monitor Unit Status and Control
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{3.5.6 Mobile Test Set
-'	 A number of tests requiring precise measurements were defined in
Section 3.3 of the phase l report, In order to obtain valid correlations
between measurements ubtained at different points in the Test Facility over
a period of time, it is necessar.,, to maintain rigorous control over test
equipment parameters. A formal test control program involving frequent
recalibration and measurement of all test equipment response against
standards is not economically feasible for this study. Consequently, the
recommended approach is to define test equipment configuration for each
type of measurement and perform required calibrations on the assembled
test set-up. Deviations of measurement parameters are avoided by mounting
test components on a mobile equipment rack which may be moved to each
test location without disturbing test equipment interfaces. These test
set-ups should be maintained intact during a test series. Records of
interconnecting test leads should identify connectors, test probes, test
lead type and Iength. Records should include a unique serial number for
each element of a test equipment assembly in the event that it is
necessary to rerun measurements. Simple test equipmeriL calibration
approaches may be utilized and maintained in the Test Facility area if
they are restricted to calibrations pertinent to the requirements of each
test plan. For example are oil filled capacitor, a length of coaxial line
and a current shunt can serve as a standard for all voltage and currant
transient measurements. All equipment will be initially calibrated by
standard procedures and photographic records of response to the test
facility standard will be maintained. The physical configuration and
electrical parameters of any such test standard should be maintained
invariant by rigid mountings, secured harnessing and electrostatic
shielding. Selection of test equipment, standards and specific testing
procedures must be deferre r' until the availability of equipment and
personnel at MSFC can be established. Recommendations for test equip-
ment configurations were defined in the Phase l report and are restated in
the subsequent paragraphs.
3.5.7 Test instrumentation
A tentative list of equipment to implement the tests described in the
preceding sections is shown in Table 3.5.7-1.
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Table 3.5.7-1. Test Instrumentation
Quantity Instrument Comments
1 Impedance Bridge HP4260A
2 Low Freq. Wave Analyzer Fairchild EMC-10
2 High Freq. Wave Analyzer Fairchild EMC-25
3 Oscilloscope Tektronix 547
3 Scope Camera HP196A
2 Visicorders Honeywell 1508
2 Galvanometer Amplifiers Honeywell T6A
2 Memory Voltmeters Micro Instruments
5208, 52010
2 DC Mullivoltmeter Digital
2 AC Millivoltmeter Digital
1 AF Signal Venerator As Available
1 RF Signal Generator As available
4 Multimeters As available
In addition all normal accessories such as EMI antennas, current probes,
oscilloscope plug-in amplifiers, and calibrated test leads used with the
above will be required.
The test equipment listed above have been selected as representative
models of the instruments required based on measurement needs and general
availability. The quantities listed are considered minimum for maintaining
the quality of the data base. This is not intended to restrict the use of
other instruments which perform equally well. Since availability of equip-
ment at MSFC will influence the final selection of test equipment, it is
pertinent at this time to discuss the measurement requirements and instru-
ment capabilities.
^J
1. Impedance Bridge. The principle requirement is the capability of
measuring reactances down to the values expected in the distribu-
tion cable. These values are not specified but are expected to
fall in the vicinity of 0.3 microhenries and 10 picofarads per
foot. The capability of the Hewlett Packard Model 4260 Universal
Bridge is given in Table 3.5.7-2. Measurements are normally
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r _	 performed with an internal 1 KHz oscillator but may be implemented
'	 with an external oscillator functioning between 20Hz and 20 KHz.
It is desirable to perform the measurements over.a wider range of fre-
quencies since the above range is not sufficient to provide signi-
ficant added value to the measurements at 1 KHz. If an instrument
can be obtained at MSFO which can perform the impedance measure-
ment at frequencies up to 50 MHz, the definition of the distributed
parameters of the power distribution harness will be considerably
improved.
Table 3.5.7-2. Specifications - Model 4260 HP
Universal Bridge
CAPACITANCE
Range:	 1 pF to 1000 0, in 7 ranges.
Accuracy:
±(1% + 1 Digit), from 1 nF to 100 iuF.
+(2% + 1 Digit); from 1 pF to 1 nF
and 100 uF to 1000 uF.
Residual capacitance % 2 pF.
INDUCTANCE
Range:	 1 H to 1000 H, in 7 ranges.
ArCURACY
+0% + 1 Digit), from 1 m.4 to 100 H.
±(2% + 1 Digit), from 1 uH to 1 M
and 100 H to 1000 H.
Residual inductance < 1 uH.
DISSPATION FACTOR
Range:	 Low D (series C): 0.001 to 0.12.
High D (parallel C): 0.05 to 50.
Accuracy (C greater than 100 pF):
Low 0: +(5% + 0.002) or one dial
division, whichever is greater.
High D: +(5% + 0.05) or one dial
divisiona, whichever is greater.
QUALITY FACTOR
Range:	 Low Q (series L): 0.02 to 20.
High Q'(parallel L): B to 1000.
Accuracy (L greater than 100 PH):
Low Q: +(5% + 0.05) or one dial
division, whichever is greater.
High Q: +(5% + 0.002) or one dial
division, whichever is greater.
2. Wave Analyzers. The Fairchild EMC-10 and EMC-25 provide coverage
from 20 Hz to 1.0 GHz, and are standard EMI measuring instruments.
Any instruments capable of measurements to current specifications
such as MIL-STD-461/462 are adequate for this function.
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3. Memory Voltmeters and Visicorders. These instruments represent
a practical method for monitoring of steady state and transient
noise. Depending on the model, most visicorders are able to
accommodate from 12 to 36 galvanometers which exceed the require-
ments of this program. The response of the visicorder galvan-
ometer is flat down to pulse widths of approximately 40 micro-
seconds (M-13000 galvanometer) which is adequate for measuring
general transients and monitoring broadband noise as sensed by a
wave analyzer. The effectiveness of the visicorder is consider-
ably enhanced by operating in combination with a memory voltmeter.
This instrument has a fast response (30-50 nanoseconds) and is
either automatically or manually reset. The output is held by the
memory voltmeter long enough (40 milliseconds) for the visicorder
or other strip chart recording instrument to respond. For low
energy signals, galvanometer power amplifiers are available to
improve the data presentation. A typical configuration for
simultaneous presentation of multiple signals is illustrateI in
Figure 3.4.7-1. The resulting data presentation is illustrated
in Figure 3.5.7-2 (increasing time is from right to left). The
i
general characteristics and capabilities of these instruments are
summarized in Table 3.5.7-3.
4. Oscilloscope and Camera. The principle requirement for these
instruments is the capability of photographing transient (single
sweep) waveforms at sweep speeds up to one centimeter per micro-
second. The spectrum of the transients to be observed is not
known but it is estimated that signals with fundamental frequencies
of 2.5 to 5.0 MHz will be generated on the 50 meter distribution
cable due to echoes from the mismatched terminations. Eloise due
to contactor and fuse arcing will have lower energy density and
broader spectrum than the cable resonance effects and will be
measured by the broadband wave analyzer which has capability up
to 1 GHz. All other significant noise effects on the cable then
can be adequately observed with an oscilloscope with response up
to 50 MHz. The characteristics of a Tektronix 547 oscilloscope
with a 1A5 plug-in unit is;
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Deflection	 2 my/cm to 20 v/cm
Bandwidth	 DC to 45 MHz
Rise Time	 8 nanoseconds
The Tektronix Model 544 and 546 oscilloscopes provide slightly
better performance and any of these units would be acceptable.
A dual beam oscilloscope would be quite advantageous for
comparison of transients; however, the responses of dual beam
oscilloscopes which have been reviewed do not appear to be
adequate for the purposes of the test program.
5. Miscellaneous Instrumentation. Ammeters and voltmeters used
should have scales and tolerances so that measurement accuracies
approach 1%. Digital meters are far preferable where many mea-
surements are to be performed. Due to the multiple ground systems
In the test facility and the necessity for careful measurements,
battery operated test equipment is preferred.
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Figure 3.5.7-1. Transient Monitoring Test Setup
Figure 3.5.7 .2. Typical Presentation of Pulse Displayed on
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Table,3.5-7-3. Eq?ipment Characteristics Memory Voltmeter
(Micro Instrument Co. Model 5201C)
Input Impedance
	
30K ohms minimum (3.OV range)
Pulse Width Range	 DC - 50 nano seconds
Accuracy	 +3% of full scale
Operating Modes
	
	
Reads peak positive
Reads peak negative
Reads peak positive or negative
Outputs:
	
	
DC analog 0-3.0 volts output on 3.0; 30.0; and 300 volt
range 0-1.0 volts on 10 and 100 volt ranges. A 40 milli-
second timing pulse is also present on this output.
AC Analog Output:
Simultaneous positive and negative outputs. 2.5 volt
nominal, decay to zero in 100 1usec at full scale.
VISICORDER HONEYWELL MODEL 1508
Speed Button	 1, 2, 4, 8 cps
Range Buttons	 X.01; X1.0; X10
(times speed button)
Galvonometer Selection	 Accepts all M series galvonometers
GALVONOMETERS
Maximum Pk-Pk	 Load Resistance
Model	 Freq. ResRonse	 Deflection	 Required
M-13000	 0-13000 Hz	 2.0"	 0
M-8000	 0-5000 Hz	 2.0"	 0
M-3300	 0-2000 Hz
	
8.0"	 Series	 22 ohms
M-1650	 0-1000 Hz	 8.0"	 Series-	 24 ohms
GALVONOMETER AMPLIFIER HONEYWELL MODEL TG 6A-600
Frequency Response	 DC to 20,000 Hz
Input Impedance	 47K ohms
Input Voltage
	
1.0 volt to +50 volts
Output Impedance	 1 ohm DC -5000 Hz
Nominal 10 AD impedance 	 37 ohms
Gain	 0 to Unity
PC Blocking Capacitor	 lO ufd for minimum distortion
3.6 FILTERS AND ISOLATION CIRCUITS
The purpose in establishing EMI standards is to provide a basis for
general design quality, and enable compatibility among equipments of
different manufacture. It is inherent in the electrical design technolo-
gies that components can be designed to operate properly under almost any
requirements. However, arbitrary specification of extreme requirements
will increase weight, size and cost, and where additional equipment is
required to meet unrealistic stress specifications, decrease reliability.
Consequently, it is necessary that EMC standards be based on a balanced
evaluation of the various aspects of the expected environment and be
directed at a cost effective definition. Such a definition will be neces-
sarily flexible to allow for environments containing significantly different
equipment and performing dissimilar functions.
The HVDC Test Facility power distribution system is designed to
simulate conditions on large space vehicles and aircraft. The power
source and load simulator designs were primarily directed at space
applications. Current EMC documents pertaining to these applications are
listed below.
MIL STD 461A Electromagnetic Interference Characteristics
For Equipment
MIL STD 462 Measurement of Electromagnetic Interference
Characteristics
MIL STD 704A Characteristics And Utilization Of Aircraft
Electric Power
MIL STD 7048 ( Draft)
MIL STD 6181D Interference Control Requirements, Aircraft
Equipment
MIL STD 1541 Electromagnetic Compatibility Requirements
For Space Systems
AS-1212 characteristics and Utilization Of Electric
Power, Aircraft
The normal method to def;ne an EMI specification is an iterative
approach as illustrated by the functional flow diagram of Figure 3.6-1.
Although the study may be initiated in any block, the most efficient
starting point is the definition of susceptibility limits. Definition of
the EMI limits in any functional block provide constraints for the next
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block. The limits defined in each area form a hierarchy as shown in
Figure 3.6-2. It should be noted that the three noise characteristics
are plotted on the same chart in relative noise power only for the purpose
of illustration. Conducted susceptibility requirements are normally
shown in volts while emission characteristics are indicated by amperes;
distribution system noise requirements are not usually specified. It
should also be noted that specifications such as MIL-STD-461A are intended
as guidelines rather than hardline constraints on all systems. Require-
ments for a specific system are negotiated by the procuring agency and
the contractor during the initial phase of a contract. Generated interfer-
ence as specified in MIL-STD-461A is illustrated in Figure 3.5-3 along
with an example of the contractual requirement placed on a particular
power converter. The details of the EMC plan design approach as presented
in Figure 3.6-1 are shown in the flow diagram of Figure 3.6-4. The
functions identified in the majority of the blocks may be implemented on
the basis of available data and previous experience unless the problem
under consideration involves new classes of equipment or more stringent
program requirements. With respect to the HVDC Test Facility, the
u s
significant difference is the increased distribution voltage and the
associated decreased line current.
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Figure 3.6-1. EMC Plan Definition
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J	 3.6-.1 Steady-State Conducted Emission Baseline
The specification of steady-state noise requires knowledge of the
power distribution configuration and the sensitivity of the loads for a
particular program. Since this data is not specified in this study, the
evaluation of permissible steady-state narrow band noise will be based
on MIL-STD-461A susceptibility standards. The narrow band noise limits
of CS01 are presented in Figure 3.6-5. The low frequency limits are
specified as 10% of the line voltage or 3.0 volts PMS, whichever is less.
(The lesser of) 10% of Supply Voltage
or
3.0 Volts R14S
Susceptibility Limits
CSOI NOTICE 4 2/71
(The greater of) 1% of Supply Voltage
or
1.0 Volts (RMS)
100	 1K	 1.5K	 10K	 50K
FREQUENCY - HERTZ
Figure 3.6-5. Load Terminal Voltage Susceptibility
Requirements
The generation of this noise in small space vehicles is due to power source
noise and interactions between emitted noise currents and power source
^.a
impedance. In the large space vehicle under consideration, the fuel
cell power source does not generate ripple currents and has very low
output impedance. Line.noise is generated primarily by interactions between
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the power distribution harness and emitted noise currents. If it is
'	 considered that a maximum line drop of 5% occurred at 120 VDC the
following calculation may be made.
AE (Line) = 0.01 (120) = 7.0 volts = I (Line) R (Line)
E (Max Ripple) = 3.0 volts = I (Ripple) R (Line)
I (Ripple) x I00/I (Line) = 43%
This is in excess of the ripple generated by space qualified equip-
ment and dt, _s not provide a realistic low frequency emitted noise limit.
Consequently, for this evaluation, the emitted noise limits will be
based on the following guidelines.
1) Conducted narrow band emission, for any compun,,1nt, shall
nuc exceed 10% of its nominal load current.
2) The conducted narrow band emission current shall not produce
a voltage greater than a value 6db below the CSG1 profile
(MIL-STD-461A) when injected into the load terminals of
the power distribution harness.
Since noise does not add linearly, a load consisting of several
components would have a less severe requirement than a load consisting
of one component. Therefore, it will be assumed for the purposes of
comparison that all the line current is supplied to one component.
3.6.1.1 Power Distribution System Characteristics
The initial system to be analyzed is defined below:
Conductors - #8 Nickel Plated Twisted Pair (MSFC Specification)
Length	 - 50 Meters
Current	 - 20A
Voltage	 - 120, 56, 28 VDC
t
The physical characteristics of the cable are defined in MSFC
Specification 40M39513 (General Specification For Electrical Took Up
Wire). It should be noted that #8 conductor in this specification contains
approximately 3% more cross-sectional area than the standard AWG #8 wire.
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The effect of the nickel coating on the electrical and transmission
parameters is negligible at low frequencies ( <100 Hz) compared to silver
plated or bare conductor. At higher frequencies, the effect of
the nickel is to increase inductance and skin resistance. This is
regarded as advantageous in power system design. A general analysis
of the transmission parameters has been performed and automated and
is presented in Appendix A. the program output for a shorted 50 meter
pair is illustrated in Table 3.6-1. Column 4 lists the impedance of
this cable at the load -terminals as a function of frequency. The impedance
of the power source was assumed zero for the purpose of generality. The in-
clusion of a fuel cell source (0.015-0.03 ohms) or a large capacitor at
the power source output has negligible effect on the calculation.
Table 3.6-1. #8 Nickel Coated Dire
Frequency Attenuation Phase load Terminal
Hertz Nepers Shift Impedance Phase
Degrees ohms Degrees
F (W) ^:ILPHP BETH ti THETA
10 . 112E-03 . 11::.E-03 197E+00 . 5 E.E+ 00
15.8 .14E--03 .143E- 03 .197E+00 .913E+00
176E-0 :3 . 181E-0'=: .197E+00 1.45
39.8 . L"OE-03 .229 E-03 .197E+00 2.29
63. 1 . 274E-03 . 292E -03 .197E+00 3. 63
100 .:338E-03 .374E-03 . 198E+00 5_74
158 .414E-03 .485E-03 .2E+00 9.04
251 .499E- 0- .64E- rl:3 .204E+00 14. 1
398 .589E-03 .866E-03 .214E+00 21.5
63 1 .68E-03, .121E-02 .238E+00 31.4
.1E+04 .769E--0:3 .218E-02 .414E+00 51.1
.158E+04 .107E- OL' .318E-02 .5!53E+00 52.7
.251E+04 .15E-- 02 .4 , 2E- 02 .748E+0 0 54.4
.398E+04 .21E--02 .693E-02 1. 02 56.3
. 631E+04 . t::.E-02 .10'3E-01 1.42 8. 3
.1E+05 .411E-02 .155E-01 2 60.4
158E+05 .57 r'E-02 L_^5	 E! 1E.235_ 2 . 8 6 6'x. 4L
.251E+05 .'31-+E-0L .357E-01 4.15 6:4.3
.398E+05 .115E-01 .54+3E--01 6.09 66.1
.631E+05 . 165E--Ol .841E-01 9. 06 67.8
. 1E+06 .237E­ 01 .13E+00 1:3. ,•• 69.2
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	 The method utilized to determine permissible emitted noise is
illustrated in Figure 3.6-6. Curve A and B (CSO1, 120V line) determine
the voltage noise limit at the load terminals. Curve F is the cable
impedance at the load terminals. Allowable noise signals are limited
to 10% (2A) of line current at low frequencies. The resulting noise
voltages are plotted b;J Curve E. This voltage rises with increasing
frequency at approximately 13.9 db/decade and intersects Curve B
(descending at 13.3 db/decade) at 5 KHz. Since Curve B is the assumed
limit derived from CSOI, the permissible noise current descends at 27.2
db/decade until it reaches 50 KHz. At 50 KHz the CS01 characteristic
returns to zero db/decade; the current characteristic continues to
descend at 13.9 db/decade. The current characteristic C(120) illustrates
the maximum noise limits for the 120 VDC, 20A load.
A similar characteristic for 28 VDC line is obtained by substituting
Curve D for Curve B in this process. Curve D is obtained by displacing
Curve B -12.6 db. The intersection of E at D (point 2) occurs at 1.8 KHz.
The resulting noise current limit is illustrated by C(28). Below 1.8 KHz,
CO20) and C(28) are identical. The results for 120, 56 and 28 VDC are
plotted in Figure 3.6-7 together with MIL--STD-461A, Notice 3 and 4 limits.
A similar calculation may be performed assuming a 1OOA load. The
cable for this configuration consists of five twisted pairs of n8 wire.
There is no accurate analysis at this time for transmission parameters at
higher frequencies for a power cable bundle. Skin resistance and inductance
is a function or the distribution of conductors in the harness. A
reasonable assumption which has been applied in these circumstances is
provided below:
N
ZH(N)
Z, (N)
Zb(N)
ZH(N)
Number of pairs in harness
High frequency impedance of cable
Low frequency impedance of cable
Zb (i )/N
ZH(l)/^
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Using these assumptions the previous calculation was repeated for
100 ampere loads. The results are shown in Figure 3.6-8. The additional
r^ step shown in the 28V case is due to the fact that generated noise inter-
sected the noise limit profile (GS01) prior to the first corner (1.5 KHz)
of that characteristic.
3.6.1.2 Constant Power Comparison
The previous calculations serve the purposes of general comparisons
of the effect of line voltage on conducted noise limitations. A less
general but more informative point design for nominal 500 watt loads at
28 and 120 UDC provides a more definitive comparison. For this study
the 5% maximum line drop was used to size the cable with the following
results.
Case #1	 P = 500 watts
E = 120 volts
I = 4.17 amperes
Conductor = #14 Nickel Plated Twisted Pair
Case #2	 P = 500 watts
E = 28 volts
I = 17.86 amperes
Conductor = ;4 Nickel Plaited Twisted Pair
The cable parameters derived from the programmed analysis are
ii'lustrated in Tables 3.6-2 and 3.6-3. Calculations of allowable noise
were performed as previously and the results are illustrated in Figure 3.6-9a.
The presentation of the data in Figure 3.6-9a does not provide an
effective comparison of the EMI filtering required in each case. If it
is assumed that the loads at each line voltage perform equivalent
functions, the spectral distribution of generated noise currents will have
similar profiles with amplitudes proportional to the nominal line current.
The significant criteria on -.hick to base EMI filtering requirements is
the ratio of the narrow band conducted interference limit to the nominal
line current.
These characteristics are plotted in Figure 3.6-9b. The analysis
indicates that the 120V line requires less filtering than the 28V line
at frequencies above 2.8 KNz. At frequencies above 12 KNz, the 120V
line requires 17.2 db less filtering than the 28V line.
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Table 3.6-2. #4 Nickel Coated Wire
Frequency Attenuation Phase load Terminal
Hertz Lepers Shift Impedance Phase
Degrees ohms Degrees
FM ALPHA BETA Z THETA
10 .79E--04 .606E-04 .739E-01 1.09
15.8 .99E-04 .102E-0s .79E-01 1.73
25.1 .124E-0.3 .13E-03 .79E-01 2.74
39.6 .153E-03 .165E-03 .792E-01 4.33
63.1 .189E-03 .213E-0:3 .796E-01 6.34
100 .23E-03 .278E-03 . 8 06E-01 10.7
15$ .275E-03 .369E-0,3 .82.E-01 16.6
251 .251E-03 .66E-03 .123E+00 48.3
398 .352E-03 .954E-03 .161E+00 49.5
631 .492E-V3 .139E-02 .213E+00 50.9
.1E+04 .637E-03 .203E-02 .283E+00 52.5
.158E+04 .959E-03 .293E-02 .382E+00 54.3
.251E+04 .134E-02 .44E-02 .522E+01.7 56.2
.398E+04 .137E-02 .656E-02 .723E+00 58.2
. 631E+04 .261E-02 .983E-02 1. 02 6 0. 2
.1E+05 .366E-02 .146E-01 1.45 62.3
158E+05 .515E-02 .226E-01 2.09 64.3
:251E+05 .728E-02 .345E-01 3.07 66.2
.398E+05 .104E-01 .53E-01 4.55 67.9
. 631E+05 .149E-01 .819E-01 6.83 69.4
.1E+06 .215E-01 .127E+00 10.4 70.7
Table 3.6-3. #14 Nickel Coated Wire
Attenuation Phase Load Terminali Frequency
Hertz Nepers Shift Impedance Phase
Degrees ohms Degrees
F(W ALPHA BETA Z THETA
10 .206E-03 .206E-03 .373E+00 .163E+00
15.8 .259E-03 .26E-03 .373E+00 .256E+00
85.1 .325E-08 .'328E-03 .374E+00 .409E+00
39.3 .409E-03 .413E-03 .874E+00 .649E+00
63.1 .513E-03 .522E-03 .874E+00 1.03
100 .642E-03 .661E-03 .874E+00 1.63
153 .202E-03 .3:_9E-03 .874E+00 2.58
251 .996E-03 .107E-02 .876E+00 4.09
398 .123E-02 .138E-02 .38E+00 6.46
631 .15E-02 .179E-02 .889E+00 10.2
.IE+04 .179E-02 .237E-02 .912E+00 15.8
.158E+04 .21E-02 .323E-02 .967E+00 24
.251E+04 .239E-02 .457E-02 1.09 34.7
.398E+04 .256E-02 .772E-02 1.71 53.3
.631E+04 .362E-02 .115E--01 2.35 55
.1E+05 .512E-02 .171E-01 3.23 56.7
.158E+05 .727E-02 .257E-01 4.64 58.4
.251E+05 .104E-01 .339E-01 6.65 60.1
.398E+05 .149E-01 .593E--01 9.68 61.7
,631E+05 .215E- 01 .9 08 E- 01 14.'3 63.2
.1E+06 .314E-01 .14E+00 21.3 64.6
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3.6.1.3 Narrow Band Noise - Summary_
An analysis of narrow band generated interference limits based on
MIL-STD-461A, CSO1 susceptibility limits has shown a significant
advantage for 120V DC line voltage for equal power loads. The analysis
assumed some system peculiar parameters which have significant bearing
on the results. These assumptions included the method for selecting
	 D
cable size (5% nominal line drop), 50 meter cable length and equivalent
loads. Revising the cable parameters does not change the trends indicated
but will influence the magnitudes of the variables calculated to some
small degree. The assumption of equivalent loads included identical
frequencies. It is unlikely that this would occur in an actual design,
since the different currents and voltages for the 120 and 28 volt con-
figuration would indicate the use of different solid state devices with
dissimilar capabilities. However, it is not expected that the optimization
of the load design will result in a significant modification of the
preceding results.
3.6.2 Conducted Transients
Conducted transients occur in power lines due to switching events.
In general, there are two types of transients.
1) The primary switching event due to abrupt change in the
average line current.
2) Secondary effects due to relay arcing, transformer
saturation, etc.
3.6.2.1 Primary Switching Effects
The need for control of line surges varies with the application.
However, in large systems some constraints are desirable to provide
reasonable guidelines for cont-.Ectors. The recommended voltage limits
under surge conditions are derived from MIL-STD-7048, paragraph 5.2.2.1,
and Figure 3.6-6 of that document. Ordinate values were changed to per°-
ce-t of line voltage to be compatible with the variable line voltage
capability in the HVDC test facility. Maximum voltage-time limits are
illustrated in Figure 3.6-10. The rate of rise and fall of current tran-
sients should be re$tricted to those values which, when reacting with the
4. J
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power distribution harness, do not develop transient voltages in excess
of the envelope of Figure 3.6-10. This is a function of the electrical
length of the harness and must be calculated for each case.
3.6.2.2 Secondary Switching Effects
Secondary switching effects are characterized by isolated high
impulses or bursts of high frequency EMI. Although most subsystems provide
filters with cut-off frequencies well below the noise spectrum of these
signals, stray capacitive and inductive paths permit coupling to the power
distribution harness. Burst frequency and duration is controlled by
subsystem circuit parameters, relay contact characteristics and the
transmission coefficients of the power distribution harness. On the basis
of data supplied in MIL-STD-7046, less than 1.4% of 1800 burst transient
measurements on 25 aircraft indicated amplitudes in excess of 100 volts.
The maximum recorded voltage was 250 volts. The general characteristics
appear to be independent of line voltage, however there is insufficient
evidence at this time to define a basis for maximum limits. This area
will be studied when the test facility is in operation during the next
phase of this contract.
3.6.3 EMI Filtering
Optimum design approaches must trade the overall cost of designing
user systems to broader tolerances versus upgrading the quality of
delivered power. These considerations as well as limitations on life,
maximum power or total energy which are unique to space vehicles,
establish the necessity to minimize the cost, weight and volume penalty
of the total system which may be assessed to the power requirement.
EMI susceptibility and interference limitations are representative of the
results of this optimization study. It is normally necessary to provide
filtering between all loads in a large space vehicle and the power
distribution harness to maintain power quality and enable acceptable
performance of user equipment. The design requirements on the filters
are functions of the EMC plan criteria and the characteristics of the
individual loads. It should be noted that even passive loads such as
heaters may require filtering due to turn on transients. Furthermore,
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all loads normally subtend a loop of significant size and consequently
act as a receiver or transmitter of EMI coupled inductively, capacitively
and electromagnetically.
3.6.3.1 Filter Des i •• o
The use of distribution voltages higher than 28V influences input
filter design as indicated in Figure 3.6-9b. In general, the filtering
requirement for equivalent loads and equal power is less at 120 VDC.
Considerations of weight, initial surge and overshoot limitations indicate
the use of the two stage filter design illustrated in Figure 3.6-11 for
pulse width modulator and converter loads.
SUBSYSTEM LOAD
^-^	 L2 	 ^ STRUCTUREU	 1
^ rn
I
FEED	 !
POWER	 THROUGH I	
C1	 2
	 [LOAD
DISTRIBUTION R1
G ,^ IJ
Figure 3.6 - 11. Power Input Filtering
A computer program was developed during the previous study to
calculate electrical parameters and estimate size and weight of this
filter. A discussion of t, , is program may be -Found in Appendix A of the
Phase 1 final report ( Contract MAS8-28726 1' of this study program. An
evaluation of filter designs for a 500 watt PWM load at 28 VDC and 120 VDC
was performed for frequencies from 1.0 KHz to 20 KHz. The filter design
program was modified to include the EMT requirements of Figure 3.6-9b.
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The results of this evaluation are illustrated in Figure 3.6 -12. A	 3
summary of the point designs may be found in Appendix 8 of this report.
T  should be noted that the curves are not smooth because the program
is constrained to use capacitive values and sizes available commercially
at each voltage raging. Powdered iron toroids are defined on the basis
of an optimum coil design program developed at TRW. The electrical
parameters for the filter are based on a model design which provides the a
required attenuation of load noise and limits input surge voltages to
150% of line voltage.
It should be noted that the values plotted in Figure 3.6-12 are based
on weight and volume of parts and do not include allowances for mounting
hardware or layout design.
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APPENDIX A
DISTRIBUTION CABLE CHARACTERISTICS
1.0 INTRODUCTION
The study of characteristics and behavior of aerospace power distri-
bution cable deviates from similar studies made for radio frequency or
large ground power systems; the former is concerned with high frequency
transmission and the latter with low frequency and dc. Both of thesL
applications employ cable designs which optimize their performance and
the analyses may utilize simplified transmission line equations. Aero-
space power distribution systems are usually simulated by lumped constant
coupling circuits. The study for this program is concerned not only with
the principle power distribution function of the cable, but also the manner
in which the cable design for various applications influences the genera-
tion and transmission of line transients and noise. Analyses of fast
transients require a model with distributed, frequency sensitive parameters
which are a function of the total physical environment.
2.0 CONDUCTOR CHARACTERISTICS
The conductors in power distribution cable are selected with consider-
ation for current capacity, resistance at low frequency and the ability to
withstand the physical stress inherent in power distribution harness
assembly and application. Wire is normally stranded to obtain flexibility
and improve capability to withstand vibration and shock which might other-
wise cause . a break in a solid conductor. Plating is used to provide resis-
tance to corrosion and improve solderability. Tin plating was used orig-
inally to inhibit chemical reactions between copper and sulphur in the
then current rubber insul p jion. Although tin plating performed adequately
with respect to corrosion, solding and crimping characteristics, the maxi-
mum temperature limit (150°C) for this wire was not sufficiently high for
many applications or for use with the new teflon insulations. Silver
coated wire may be used at higher temperatures (200°C) and also has
excellent soldering and crimping characteristics. However, severe
cuprous oxide corrosion (red plague) tended to occur in the presence of
moisture and oxygen. These inclusions were due primarily to wet insulation
I
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tests where water could enter through defects in the Teflon and tra',el 
considerable distances along the wire. Although ins\ances of this 
corrosion are becoming increasingly rare with the dry insulation test now 
comnonly used. consic:erations of reliability and safety ;lave resulted in a 
shift toward nickel plating in manned spacecraft. comnercial and military 
aircraft. Nickel offers some initial difficulties with respect to solder-
ing and crimping which are resolved by improved assembly control processes 
and training programs. The primary advantage of nickel plating are high 
temperature capability (260°C. Teflon insulated wire) and resistance 
to corrosion. Nickel is regardad as undesirable in scientific spacecraft 
applications where the presence of magnetic material may interfere with 
operation of sensitive instruments. From the standpoint of the electrical 
systems engineer the use of nickel plating is normally considered academic. 
Inductance is higher at low frequencies and (skin) resistance is signifi-
cantly increased at high frequencies when compared to silver plated wire. 
These parameters influence the frequency content and energy of ,witching 
transients and noise. Analysis of plated and bare copper wire was under-
taken to enable the performance of quantitative analysis of power distri-
bution harness transmission and coupling of signals. 
3.0 ANALYSrS 
The basic structure of a conductor suitable for use in a power dis-
trib~tion harness is given in Table A-l. 
Table A-l. Conductor Characteristics 
Conductor Size #8 (MSFC Specification 4OM39S13) 
Nominal Conductor Area 
Number of Strands 
Strand Size 
Plating 
Plating Thickness 
Resistance 
Insul ation 
Insulation Thickness 
16.983 circular mils 
133 
AWG #29 
Nickel 
0.2 mils 
0.688 ohms/l.OOO feet 
TFE or FEP (Teflon) 
20 mils 
A-2 
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It should be noted that conductors meeting MSFC specifications differ
slightly from standard American hire Gauge cross sections.
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Two conductor models were used in the analysis of power distribution
conductors. A low frequency model consisted of a solid conductor with con-
ductivity and permeability equal to the cross sectional averages of the
real conductor and included the effects of voids and plating material.
Use of this model enabled the application of equations which relate
electrical parameters to the dimensions of solid cylindrical conductors.
The high frequency model utilized thin walled shell approximations with
the outer shell constants equivalent to the plating material conductivity,
permeability and thickness; the inner shell used constants associated with
copper. The equations for the two models are given below.
Low Frequency Model
^Y
j Rs	 Bar q + j Bei q
^^	 r2 g rrq	 Ber' q + j Bei' q
Rs = Skin Resistance
nr^
a
f = Frequency
^, = Permeability
= Conductivity
r o= Conductor radius
q	 ra
U
ohms/meter
Eq A-1
1
3
j
6 r 	 1lJ	
^fI^
Ber q, Bei q = Real
da (x)
Ber'q =
Bei' q =
and imaginary part of do (j 2q)
Bessel function
d	 (Ber q)
dq
dd	 (Bei q)
q
A-3
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-,	 High Frequency Model
Z = (N)
Rsl
SinhTld + (Rs2/Rsl) Cosh Tld
CoshT l d + (Rs2/Rsl ) Sinh Tld
Eq A-2
d = plating thickness
Subscripts
1 = Plating material
2 = Conductor core material
Eq A-2 will always have greater impedance than Eq A-1 at high frequencies
due to the pure nickel plating. The logic in the program selects the
greater of the two impedances. The crossover between models always takes
place at frequencies for which the depth of penetration is small with
respect to the radius of the conductor.
Standard approaches were used to calculate inductance and capacitance
between wires. The program contains a data file for conductor wire sizes
14 to #28. Data includes plating thickness, stranding, cross section and
insulation thickness. program input/,output characteristics are listed below.
Program Inputs
Plating (nickel, tin, silver or unplated)
Wire Spacing (inches)
Wire Length (meters)
Wire Size (#4 to #28)
Termination Imp-.aance (Series R,L,C)
Program Outputs
Distributed impedance parameters
Characteristic line impedance
Propagation Constants
Input impedance (with specified load termik
A-4
The program was designed primarily as-a convenient tool for study
of conducted noise problems in the HVDC test facility. Comparison
between calculated impedance and measured impedance (Figure A-1) indicates
good correlation for a ten foot length of #8 twisted pair for f=requencies
below 12 MHz. Deviation between measurement and calculation are due to
slight differences in wavelength; resonant peaks are approximately equi-
valent. A comparison between the specific impedance of nickel and silver
coated conductors is illustrated in Figure A-2. Study of these differences
and correlation with facility test will enable a more general extrapolation
of test results to future power distribution designs. This program was
utilized to obtain the distributed impedance parameters for the calculatibns
in Section 3.6 of this report. A listing of the program is provided in
Table A-2,
J
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I C. 0
LIo
120
t 3D
L4G
1510
160
170
ISO
203
2 io
220
2 3b
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2 +10•Ef
97a
2 K.)
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3G2
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360
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3.
4 C fl
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44a
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4 $4
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aTable A•2. Twisted Pair Impedance Analysis
4PIM31 —ANALYSIS OF THISTED FAIR
PR INT —i WIRE 51 M (4-28) v PLATI NG v'CU (1) * AG (2) 9 NI (3) -v T IN ( 4) o GAP-INE,
INPUT WqPj03
PRINTEF1 9 F21NO, CF PTS. t LOG ( l).OR LINEARM FRED SCALEB
tN01 UT F1jF29F3vF4
VAR=ZE.FO
oil A10"o)
01,4 S 9. 3D 1
01 14 C(331
aim 0(301
Oil E(3G)
DLi F( 0'301
ON G(30)
oil H1301
^, 11 1(3c)
0 T H?  J(30)
D14 K(3-3,3U)
DI-4 L(30)
L1 1 P(3a)
DIM T43G)
o1i 130)
01 :4 Y 4111*
0 i!l N 3C I
oil 043 ^ )
014 P(301
014 V(301
X(301
G 
tl
!,'I S(3'-)
D
Pi? I N T
PRINTS
ON P GOTO 43Dt450 %4709490
PR1Nt-_!* = 1W, =_UMSOATE0 COPPER WIRE PAIRS
	
r-, T .*,l T	 "F ­ LVER CZiATEC COPPER WIRE PAIRS
PR!NT=N3=*.4v_= NI'%',KEL 'CATE r; COPPER WIRE PAIRS7
GOTO pofj
PRIf4T=_NO.z .*W, z 7IN COATED COPPER WIRE PAIR=
	
Z:Z! ,4T c E,	 V_= , S-71, ITHETAE
Ai=A/Z-1
ID	 OF FWR QUA=.
A-8
Tabl e
 A-2. Twisted Pair Impedance Analysis (Continued)
520 N=N*1
530 READ	 AftNit31r02t07
540 IF N 4 W1 TERN 523
550. DATA	 426159 133.. 613.i t.•?67,.02
56C 0 4TA	 26818t133 9. G y 42t.21i t . ill
57G WA 16°83.133. (;114..167 	 ,.02
.811 DATA 941G937t.^161v.1115v.016
590 DATA 5088sf9^.fl1E^^.fltl3,.^t53
5 6G 04TA .34319.19 9 . 0142t. 060v	 015
610 DATA	 2^.26,1'3t.3L14,.0565t.0G4.
a 7A TA	 1'Si:011:f.+,:+'.1..3431.979
ti	 7 BATA	 1.'. 17 	 1'3^.r+.i^;^.^$4j^.i'.19
640 DAN	 754, 19i.G	 n4,.331T%01J9
6:3 DATA	 475a19ip-Ot;^1	 .0245	 009
560 0,4TA	 3049999.3241,.31959.009
_ E 70 DA VA	 I ?S ip T,.L051 1. 315t.009
66i GAN	 37E:-6,5.8[7	 -
6 Oi l) I	 257E-6s 6. 17:=7
^^u Ln.7.^:6 ^J^^^3 ^^• tl . :C 7
710 DAT A 	1.257E-6	 277E7
V: 7c9 Q!4 P	 COTO	 730	 9750	 ,770	 9790
7Z3 RESTORE 6B0
7743 600
r(G7 OTO
^- • l ,V !^RE3T4^aL 693
760 GG, 7
	
8 C;;
7 70 RLEST0700
783 COTO	 b99
790 RESTORE 710
P. GO U2tS2
oc,
f: Ei aJ 51-^.6~L^ 7 '52
'.}1=1.2;1	 1E-6
a^3 D5=( D4+02)/02
8:0 06=05 / S0R (0St 2 - L)	 +H1 FR---Q FACTOR RE R^W
r 6e0 A?= 2E - 4*PI*91*hi.l*o.45E-4 +PL AR HSO
b7J A3	 P1*A'I"6.4 SE— 10/4 +CU AR MSO
^Y
E60 R4=01 2* 0254 /2 += OF WIRE
8 S „4=•P I* (R4rZ) +AR OF WIRE
9LZ IF P = 1 THEN 930
S113 S4 = CS1*A3 + S2*Q2 : /A4
	_ _.
 +EOUIV SIGMA
" 923 .10TO 940
930 S4=S i* A3/A4
Ts
t
A-9
`	 Table A-2. Twisted Fair Impedance Analysis (Continued)
940 U4=(UZ+A2+U1* (A4 -A Z) )/A4
950 138=LOG(D5+SQR(D5+2-1)) *COSH-i S/O
960 A;d)=i
9 70 ...
_ K= K F 1
9U A (K)=A(K-1)M{-1)/(({4¢K) +2} 	 1t4*K-2)+2)) ',3ESSELCOEFF DER
9SO 6(0=-A(K?*	 4*K1r2)	 *BET
1%OD C(K)=AM*4 4 K 0ER1
1010 G(K)=S(K)*(44K-2) + BE I*
L020 IF K=20 THEN 1040
1 030 „ ., G"TO	 970
1G L ? K=G
IL50 GOTO 183G
Le.6,3 F1 = 1l((Pt* 1 1*51'^4+ ;:G2*.0254)+2)}} +INI3IAL FRED
j	 iG70 F1=,10+(INTKGT;Fi)I
IL80 F5=_GTI (Ff/Fi) )/F3
109G F ,5= (F2-F11 /F3	 .
I0-a Z=Z+1
1110 7`4 F4 GOTJ	 11?3g1t40
i	 1!aO ^tZ)=Fi'1(IGt.(FS$(Z-1))l
1130 GOTG 1150
114G F;Z)=F1+(Z-i)*F6
115E _	 NUI =1 /SOR IPPF(2)*U14Si}
1164 M(Z)=1/(N(Z1+S1)
1170+ L(Z)=1/M'R(FI 4 FM f U4 4 S4)) 4,0ELTA HIRE EQ
11?9
i1 g o
G(.?:-1/SMR(PI*r (Z) f U2*S2)
R(Z)=1/('-(1)*S4I	 - 4CELTA PL+R(SKNI	 WIRE(	 1200 T(ZI=1/(GM O S2) +R(SKN)	 PL(	 1210 0(Z)= 1.w14*R4/L. ;Z1 	
_
+q	 £Q	 WIRE	 --	
_..	 ...
1221 A(30i=1
1233 K K+1
IZ4:] GJT:1	 1250
_--	 -
1259 J=A(K)*('.(Z)1'(44K)1
12bG A(3j)=A(30)+J
1270 -	 IF K= 2u	 THEN 1290
-----128s^. G^€G	 :23.0
1^'73 K-u
I	 1300 B(3ul=O.
314 t;=.K +1
1328 0(30) =B(31)+8(K)+iQMt(4*K-2)) +SET Q
135,7 IF K=20	 THEN , 1350
^ 1:14r. GQT3 1310
1333 K=G
ii
i
j	 A-10
^,	 I	 i	 _'	 I	 I	 I	 I	 I
Fable A-2. Twisted Pair Impedance Analysis (Continued)'
2360	 C(30)=0
1370
	
K=K+i
1380	 C(3+3)= C(3E1+CCK)*40(Z)t(4*K-1)1
	
4,BEP* 0
1390	 IF K=20 THEN 1410
1+-33	 GOPO 1370
14:0	 K=6
t4ZO DMl=0
1430
	
K=K+1
14461	 D(;301=0 ( 301+0(K) O CC4 4 Z)+(4+K-3111	 4 8EI* 0
1450	 I- K=20 'ir:EN .1470 •_-..__
	 -.. .
14E5	 GJtO 14313
i 47J	 K = J
1 1,80 Y(0= 5.08E -6/GM	 +Y ( if Y(16) EQIV TUBE HI FREQ APKOX
1450 Y(21=COS(Y(0)
1500 YM=SQR{1-Y(2)+2)
1510 Y(4) -'XP(Y(1)1
1-^
	
Y:;i=(Y(4)+1/Y(41}/2
153: Y^^)=iY(i)-111"(111/
i`;40 Y('r)=Y(61*Y(2)tR(ZI*Y(51*Y(2)/T(Z)
1550 Y(3)=Y(5)*Y(3)+R(Z)*Y(6)Y(3)/T Q.)
1560 Y(3)=Y(5)*Y(2)+R(ZI*Y(6)*Y(2)/T(ZI
1570 Y(10)=Yt61v'Y(31+R(Z)*V(5)*Y(31/T(Z)
15dL Y(11}=,SC'?'f?*{Y(71*2+Y{c)t'2)/(Y{91t2+Y[101s2))
?. 00 Y(;._)
	
(ATNEYM9YOO)-ATN(Y(91,Y(13111
I6: C Y(L3)=CCS(Y 112) 1
'.L	 Y(14)=CO3tYC13l1*TAh(Y(13)1
IC-20 Y(153=06*T(Z)'*Y(11)*Y(13)/(PI*R4.}
L630 Y(161=06*T(Z)*Y(li)*y{14)/(2*F(Z)*(PI*PII*R4)
1640 r'_I ?)=(A(30)*0(30)-3(30)' 1 C(30!)/1(C(3J) IP2+0(301+2) 4 1.414 + R4f AR
ley % J{r_)=2484*E(Z}*R(7.)
I F-65	 +•WL
1276 I(Z) =1.414*:ZQ)*H(71
1;110 E(Z1=2*E(Z)*R (Z)/ P I 	 +R EO WIRE
1690 H(Z)=2*H(Z)*RQ V (2.$28 * ( PI +2)*FCZI * R4)	 41 0 WIRE
1730 0(Z1=:+r,(TM J{Z1)—PI14
1716 ?(Z1=S0'c(JCZI+2+I(Z)r2)/(T(Z)*1.414)
1720 J(Z) -P Q1 23SM(Z)I
173E I{Z)=P(?)*`:CS(0(Z1)*TAN,(0QII
1740 Y(16)=Y(61*Y;2)-I(Z)*Y(6)*Y(S)+J(7.)4Y(5)*Y(2f 4,E9H HQH WIRE
1750 Y{131=Y451*Y(D+I(Z)*1(5)*Y(2)+J(?)*-Y(6)*YC31
1760 Y(20)=Y(5)*Y(21-I(Z ),:Y(5);"1(3)+J(Z) *Y(6)*Y(2)
17711 Y121)=Y(6)*Y(3)+IQ.)*Y(6)*Y(2)+J(Z!*Y(5)*Y(3)
U-
A-11
	-er!:. .tan	 r	 ;^^,_..-...,.^. 	 "'-.^r^,Y.,^'3""'^,.
	
.^'^. ^'=:'^'^^^-..... ..	 .,.•rc..^	 M	 >-.-	 y	 ^	 r;.	 ^^.r^^
Table A-2. Twisted Pair Impedance Analysis (Continued)
17d0 Y1221=S9R((Y(18)r2+Y 119)+2)/(YtMi'2+•Y(ZiI+?))
1790 Y123) = ATN(Yt19) • Y(1S)1—aTrd(Y(21),Yt2011+PI/4
1800 Y(24)=COS(Y(23) 1
1810 Y(2S1=C0S(Y(23))'TAN(.Y(231)
	
'	 16214 Y(261=9*T(Z)*Yt22}*Y(24)/(1.414"pI*R4)
1630 Y(271=2*T(Z)*Y(22)*Y(291/(1.414*PI*R4)
1843 Y(2d)=Y ( 27)/t2*(+ I*F(Z11 +Y(151 -M) PL RNO WIPE
18:0 SIGNIFICANCE 3
1b60 IF Y (:.5} >E (Z1 TOEN 1910
1870 IF Q(Z)>20 THEN 19113
I hiu H %'Z} =i}1*Dd/PI+Y(263
!89(, F-fV=Y(26)
19G.1 GCTO 1930
191 G' e(Z} =Y (1a)
i :20 N(Z) ,=Y (161+U1*D3/PI
1(:30 Y(171=1/136436;9)
19,0 V(7.}-Zt-8lSUa(;-IrZ)+^Yti73*9)
1960 S(Z)=(yT":(x(Z) /E(L)3—PI/2)/2
.197G W(Z)=SQR(SQRI(E(Z)/(2*PI*F(Z)*Y(171))+2+(H(Z)/Y(17))+2))
1 9B0 PPINT E(Z),H( Z1,U(Z),W ( Z),S(Z)*180/PI
g 93 IF Z>23 THZN 2020
a	 1F 7. >r3 THE' N 2720
^. C.16 GOT3 11140
: C2C FRP IT =C=:Y(17)
r,	 0030 PRENTFUSU.I*08/FI
2 ++40	 PIINTEINPUT LOAD n'rL,C.LN LENGTH (METERS)
?..C5t1	 VIPUT Y(31)9Y129)sl(30),Y(3?1
_ia	 `t-	 PI
:
:TE t ai) ; 9=ALPHAlsE3tTA?9EZ=•ETHET4=
/
^- L f Q	 Z=v
2693	 K(Zt26)=F'(Z)•WM*2*PI*Yt17)
2100	 K(7-,1)=K47,261*Y(321
?110	 K(Z 9 27)=S(Z)+PI/2	 _.
21 1, t;	 KQv41=K1Z.3)*TAN(S(Z) )
?150	 K(?sB?=Y(31)
?16i	 K(Z,6)=2 +•PI*FM*Y(29)
2170 _ IF Y(SG) = ,5 TMZY 2196
216C	 K(?	 (Z1*Y M0 1
2190	 KQv7 )=K (Zo1 }*COS(n (Z#2) )
OMINAD PAQIR JR
OF POOR QUALITX
S
y
3
A-]:2
a
}
^cf3
O^ZO^ g
v
Table A-2. Twisted .Pair Impedance Analysis ( Continued)
2203	 K(Z.4}=K[',7)*TAH(K(Z,21)
2210	 K(Z,9I*eXP tK 1Z,7))
2220	 G3TO 2243
2233	 PRINT U t2,7.S = SK('t11,K ( Z#2i,K (Z,7l,K 17,9)
2240
	
K(Z,10)=MZ991+1/<(Z*a))/2
22 4-0	 K(79111=.('C(Z,9)-1/KQo9)1#,2
2 260	 K(7_,12)=GOStCZ001
2170	 K(Z*131=K(Z*12)*TA1'J(K(Z*81)
ZZ80	 K(Z,14) = K(Z*51*K ( ZtIOI+K(Z t4l*KfZ,iiI
2290	 KtZ * iS)=K(z,5)*K{x, III +K(Z*3)*K(Z*10)
2a0C	 K( Z,16)=K(Z*5)*KGZ * LC ) ►K(?,:3)*K(Z,III
2316	 1(tZ * 17)='st1 * 4)*K(Z * 10 f-K(Z,51*K(Z911)
2.320	 K(Z+181=K( Z, 151* K, Q ,12 1 - K(Zs17)"K(Z,13)
2330	 KUs.9 91= tC( 2, 141*<(Ze121+K( Z*10*K(*',131
2340	 K(Z*231=4(Z*'51*X(Z,12)'-K(7.,14)*K(Z,13)
0350	 V(Z,?11=K(7*17)*'C(Z,121tK47.,16)*KIZ*13)
2s.^	 Kt1t22i=SQR(VQ911)tZ+K(Z,191+2)
2370
	
K ( Z*23)»SOz ( KIZ,Za) ? 2+r,(Z,21'it2)
K(x,241 z Vr'.) *1((L,22)/K(Z123)
2393	 KL?,2S)=AN(K(Z * 19) *K(Z*18))-ATN.IK(Z921),K(Z,20)1+S(Z1
2"0	 P-11 NT F (Z) ,K (Z * 7) s K (Z, 8) ,K ( Z * 24) 9KQ , 251*180/PI
2413 IF Z o fs THEN 2430
2420	 IF Z<24 THEN E08C
2433
	
EVfl
. 
-%
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APPENDIX B
FILTER DESIGN
APPENDIX B
FILTER DESIGN
The PWM power input filter design program developed during Phase 1 of
this study has been updated to provide designs which are in accord with the
EMI limits calculated in Section 3.6 of this report. The design is a two
stage LC filter (Figure B-1) with a small damping resistance in series with
the first stage capacitor. Output (second stage) capacitance values are
calculated on the basis of allowable r.m.s. current and voltage, capacitors
are selected from a file of CRC series 12 metallized polycarbonate capacitors
contains within the program. The remaining inductance and capacitance values
are then calculated to obtain the required attenuation and input surge char-
acteristics. The values of the first stage polarized plain-foil capacitors
are obtained from a file derived from Sprague Engineering Bulletin No. 3601C
(Type 110D). The capacitor file includes size, weight and maximum per-
mitted voltage. Inductors are calculated on the basis of an optimized
Coll design algorithm developed at TRW for powdered iron toroids. Weights
and dimensions reflect actual and calculated values for capacitors,
.;'	 toroids. windings and inductor packaging and does not include circuit wiring,
mounting hardware or factors introduced by layout configuration. Further
discussion of this program may be obtained from Appendix A of the Phase 1
report.
Filter designs for the analysis of Section 3.6 were obtained through
use of this program. Weight and volume for a 50Q watt pulse width modulator
input filter at 28VDC and 120VDC line voltages are illustrated in Figure
B-2.. Discontinuities in the curves are due to the step change associated
with discrete values of acutal parts. These curves are based on program
outputs presented in Table B-1. The revised Filter design program is
attached as Table B-2.
•
B-1
tSUBSYSTEM LOAD
LiTL2
	 STRUCTURE
+	 t- I	 r-,r^	 I
	
FEED	 I	 C1	 C2
	
DISTRIBUTION 	
THROUGH	
LOAD	 I
! R 1
	
I	 I
G ^ IJ
Figure B-1. Power Input Filtering
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Figure B-2. Input Filter Design
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Table B-l. Filter Design - 500 Watts 
Line Voltage = 28 VDC
Frequency = 20 KHZ
? 20500,20
IMDUCTHMCE(L19L2)"MH = .113E+00 .567E-01
HREA,SQ-CM= 1.61 1.14
NUMBER OF TURNS= 42 29.7
MEHM MH6 LEMGTH,CM= 16.3 13.7
PERMEABILITY = 51.8 61.6
WEI6HT,GRHM = 547 325
VOLUME CU-CM = 109 65
DISSIPATION WATTS = 2.72 1.62
RESISTANCE OHMS = .852E-02 .507E-02
CHPHCITHMCE(C19C2),UF= .108E+04 100
WEIGHT,GRMC= 48.5 215
YOLUME,CU-CM = 126 152
RESICTHMCE(R1),OHMS = .48E+00
U	 TOTAL WEIGHT,GRMS,L8C=` .114E+04 2.5
' TOTAL VOL,CU-CM,IM-CU= 452 27.6 
TOTAL DI3CIPHTIOM,WATTC = 4.34
~~ EFFICIEMCY,%= .868E+00
Frequency = 15 KHZ
lMDUCTAMCE(L19L2),MH= .992E-01 .496E-01
HREH930-CM= 1°5 1.06
NUMBER OF TURNS= 39.3 27.8
MEAN MHG LB1GTH,CM= 15.7  13.2
PERMEABILITY= 53.6 63.7
WEIGHT,GRHM= 495 294
VOLUME CU-CM= 98.9 58.8
DISSIPATION WATTS= 2.46 1.46
RESISTANCE OHMS= .772E-02 .459E-02
CHPHCITHMCE(C1,C2)9UF= .132E+04 130
WEI5HT,GRMC= 59.2 280
YOLUME,CU-CM=
^
155 197
RESICTHMCE(R1)90HMC=
HL
HL
- HL
QFFIC^^» 
WEl6HT,6PMS,LBC=
YOL,CU-CM,IM-CU=
DI3CIPHTlOM,WHTTC=
IEMCY,%=
.406E+0O
.113E+04	 2.49
509	 31.1
3.92
.785E+O0
B-3
.7 c5E-01
1.31
:34.3
14,7
57.4
403
8 0.5
2
.629E-02
.377E-01
. 927E+00
24.2
12.4
E,2. 2
240
47.9
1.19
.374E-02
CAPR I TANCE (C 1 p C2) v UF=
WEIGHT, GRMS=
VOLUME! C LI-CM=
.372E+04
167
436
: 0.7
^J 1
796
561
Jable $-1 (cont.)
Filter Design - 500 Watts
Line Voltage = 28 VDC
Frequency = 10 KHZ
a
'? 289500t 10
IND UCTANCE (L! P L2) P MH=
AREAS SO-CM=
NUMBER OF TURNS=
MEAN MAG LENGTHYCM=
PERMEABILITY=
WEIGHT,GRAM=
VOLUME CU-CM=
DISSIPATION WATTS=
RESISTANCE OHMS=
C:APACITHNCE (C1• C2) • UF=	 . 192E+(14	 1'30
WEIGHT • GRMS=	 86.2	 409
VOLUME, CU-C:M=	 225
	
233
F:ES I STANCE (R 1) Y OHMS- 	. 294E+170
TOTAL WEIGHT9GRMS9LDS=
TOTAL '•,'OL. CU-i :M, IN-CU=
TOTAL DI:2-^SIPATION.WATT`=:=
EF'FIi='IENCY9 :_
Frequency = 5 KHZ
I r-IDUCTANC:E (L 1 r L2) a MH =
AREA * S.0-CM=
HUMBER OF TURNS=
MEAN MAG LENGTHSCM=
PERMEABILITY=
WEI GHT Y GRAM=
VDLUME CU-CM=
DISSIPATION  WATTS=
RESISTANCE OHMS=
.114E+04
E-42
3.2
.639E+00
.476E-01
1.04
27.2
13.1
64. 4
285
57
1.42
. 4451E- 02-
2.51
39.1
. 238E-01
. 736E+ 0 0
19.
11
76.6
170
3:3.9
.344E+00
• 265E - 02
RES I STANCE (R 1) sOHMS= 	 .163E+00
TOTAL kdEIGHT, GEMS? LE: =	 .142E+04
	
3.12
TOTAL VOL a CU•-CM P IN-C:U=	 . 1179E +04 	 66.4
TOTAL DISSIPATI qNFWATTS=	 2.26
EFFIC:IENC:Y '.=	 . 453E+00
6-4
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Table B-1 (cont.)
Filter Design - 500 Watts
Line Voltage = 28 VAC
Frequency = 2 KHZ
? 28,4500P2
INDUI`:T8MCE(L19L2) rMH=
.463E--01 .231E-01
AREAP SQ-CM= 1.03 .726E+00
NUMBED OF TURNS= 26.3 19
ME AN MAG L ENGTH r CM= 1:3 1 0. 9
PERMEABILITY= 64.3 77.1
WEIGHT96RAM= 279 166
VOLUME CU-CM= 55.6 :33.2
III =•:S I PAT I q N WATTS= 1.39 .826E+00 
RESISTANCE OHMS= .436E-02 .259E-02
:hPIICITHNCE (C'1, C2) . UF= .924E+04 920
WEIGHTrGRMS= 415 .198E+04
V q LUMEP CU-CM= .108E+04 .14E+04
F'E S I STANCE (R 1) 1 q HMS= .105E+00
TOTAL <<IE I GHT p GR11S r LBS= .284E+04 6.26
TOTAL 'v' q L a CU-C:M^ I N-CU= .257E+04 157
TOTAL UISS:IPATI qN•IWATTS=
EFFICIENCYP %=
2.22
.443E+00
Frequency = 1.5 KHZ
INDUC:THNCE (L 1 ? L2) a MH= . 615E- 01 . 108E-01
AREA ^ SQ-CM= 1.18. . 837E+ 00
NUMBER OF TURNS= =30.9 21.9
MEAN MAGI LEN6THaCM= 14 11.7
PERMEABILITY= 60.4 71.8
WE I GHT. GRAM= 346 206
VOLUME CU-CM= 69.1 41. 1
IiI"=:SIPATI q N WATTS= 1.72 1.02
RESISTANCE OHMS= .539E-02 .321E-02
CAPACITANCE (C1 r C2) • I_IF = .124E+05 .123E+04
WEIGHT. GRMS= 555 .264E+04
VOLUME 9 CU-CM= .145E+04 .187E+04
RESISTANM=E (R1), qHMS= .105E+00
TOTAL WE i+-HT r GRMS a LPS = .375E+ R)4 8.27
TONAL V0L 7 i_ U-C:Mp IN-C I= .342E+04 2 09
TOTAL D I SS I PAT I q?'f WATTS = 2.74
EFFICIENCYr'': .549E+00
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Table B-1 (cont.)
Filter Design - 500 Watts
x	 Line Voltage = 28 VAC
Frequency = 1 KHZ
? 289500 p I
INIUC-TANCE (LI P L2) 5 MH= 	 .926E--01	 .463E-01
AREAS SQ—CM = 	1.45	 1.03
NU MBER OF TURNS=	 37.9	 26.8
MEAr-i MAG LENGTH, CM=	 15.5	 13
PERMEABILI TY= 	 54.5	 64.8
IJE IGHT• GRAM=	 470	 279
VOLUME CU-CM=	 9:3.9	 55.3
DISSIPATI©N WATTS=	 2.34	 1.39
RESISTANCE OHMS=	 .733E-02	 .436E-02
CAPAC ITANC=E (C 1, C2) . E+F=	 .185E+05 	.184E+04
WEIGHT • GRMS:= 	 829	 . 396E+04
VOLUME, CU--CM=	 .216E+04	 .279E+04
PES: I STANCE (R 1) , OHMS=	 .105E+00
TOTAL WEIGHI•GRMSPLBS:=	 .553E+04	 12.2
TOTAL VOL r O U—C"M: IN—CU= 	 .511E+04	 312
TOTAL DI'SS:IFATIQNgWATTS:= 	 3.7:3
EFFIC:IENCYP	 =	 .745E+00
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Table 0-1 (cont.)
Filter Design - 500 Watts
Lt ,e Voltage `= 120 VDC
Frequency = 20 KHZ
? 1 2U0000
INDUCTANC:E(L1wL2)•MH= .704E-01 .352E-01
AREA9S0-CM= .221E+00 .156E+00
NU MBER OF TURNS= 44.3 31.3
MEAN MAG LENGTHaCM= 6.04 5.08
PERMEABILITY= 73.1 92.9
WEIGHT, RAM= 27.9 16.6
VOLUME CU-CM= 5.57 3.31
DISSIPATI qN WRTTS= .444E+00 .264E+00
RESISTANCE OHMS= .256E-01 .152E-01
CARACITANC:E(C1 ±C2) sUF= 140 11.2
WEIGHT ± GRMS= 21.5 112
VOLT IME . C:U I-CM= 56.2 84.6
RE 1I STANCE (R 1) • q HMS= 1.05
TOTAL WEIGHT QRMSaLBS= 18 .392E+00
TOTAL VDL aCU-C:M i IN -C:U= 150 9.14
TOTAL UI SIPATIONgWATTS= .703E +00
EFFICIENCY P%= .142E+00
Frequency = 19 KHZ
INDUCTANCE(LI •L2) •MH= .716E- 01 .353E-01
AREA !. =Q-C:M= .223E+00 .153E +00
NUM BER OF TURNS= 44. 6 31.6
MEAN MAG LENGTH ACM= 6.06. 5.1
F'ERMEAB I L I TY= 77.3 92.5 1
WEIGHT TGRAM= 28.2 16.3
VOLUME CU-CM- 5.64 3.:35 {
DISSIPATION !!WATTS= .45E+00 ,268E+00 4
RESISTANC=E q HMS:= .259E-01 .154E-01
CAPACITAN=E(CI •C:2),UF= 140 11.2
WEIGHT•GRMS= 21.5 112
VOLU IME a C I I-CM= 56 .2 84.6
RESISTANCE(R1)90HMS= 1.06
TOTAL WEIGHT9GRMS p LRS= 179 .394E+00
TOTAL VOL a CU-CM , I N-CU= 150 9.14
TOTAL DISSIPATIONgWATTS= .717E+00
EFFICIENCYP := .143E+00
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Table B-1 (cont.)
Filter Design - 500 Watts a
Line Voltage =
	 120 VCS ►:
Frequency = 18 KHZ
?	 120^500 , 1^3
INDUCTANCEQ19L2),MH=
.584E-01 .292E-01
AREA,SQ-CM= .201E+00 .142E+00
PLUMBER OF TURNS= 40. 3 28.5
MEAN MAG LENGTH,CM= 5.76 4.84
PERMEABILITY= 81.9 37.4
WEIGHT,GRAM= 24.2 14.4
VOLUME CU-CM= 4.84 2.88
DIS=,IPATION WATTS= .3%E+00 .2283E+00
RESISTANCE OHMS = .222E-41 .132E-01
CAFACITANCE(Cl,C2),UF= 175 16.3
WEIGHT , GRM = 26.9 168
VOLT IME,CU-CM= 70.=3 127
RESI-STANC:E(Rl) , q HMS:= .856E +00
TOTAL WEIGHT,GRMS ,LBS:= 234 .515E+00
TOTAL VOL,CU-CM,IN-CU= 205 12.5
TOTAL DISS:IPATI q N?WATTS= .615E+00
EFFICIENCY P%= .123E+00
Frequency = 17.5 KHZ
INDUCTANCE (L 1 , L2) , MH= .589E-01 .2835E- 01
AREA gSQ-CM= .202E+00 .141E+00
NUMBER OF TURNS= 40.5 28.6
MEAN MAG LENGTH,iiM= 5.77 4.85
PERMEABILITY= 31.7 97.1
WE I GHT , GRAM= 24.4 14.5
VOL U ME CU-CM= 4.87 2.13
DI='::_IPATION WATTS= .3883E+00 .231E+00
RESISTANCE OHMS= .224E-01 .1 _ SE--01
CAPACITANCE(C1 P C2) ,UF= 175 16.8
WE I G HT , GRMS= 26.9 168
VOLUNE,i U -CM= 70.3 127
RESISTANCE(R') ,OHMS:= .86E+00
TOTAL WEIGHT,GRMS,LB =` = 234 .516E+00
TOTAL V q L , CU-CM , I N -CI I= 205 12.5
TOTAL D I SS I FAT I q N s WATTS= .62E+00  
EFFICIENCY,%= .124E+00
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.623E-01
.20:BE+Oil
41.6
5.35
80.5
'_-.4
5.08
.405E+00
.233E-01
.311E-01
.147E+00
2'3.4
4.92
95.8
15.1
-3.02
.241E+fj0
.1.39E-01
I
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Table B-1 (cont.)
Filter Design - 500 Watts
Line Voltage = 120 VDC
Frequency = 15 KHZ
120^500a15
INDUCTANC: E(L1 PL2) PMH=
AREA 9SQ-CM=
NUMBER OF TURNS=
ME AN MAG LENGTH ; CM=
PERMEAB I L I Ti-'=
WEIGHT • GRAM=
VOLUME CU-CM=
DISSIPATION MATT-:=
RESI=:TANC:E OHM-'z"'=
CAPA=ITANCE(CI PC2) aUF=
WEIGHTPGRM==
VOLUME a C -. 0 -i M=
175
	
16.3
26.9	 168
70.3
	
127
RESISTANCE(R:I) •OHM:•_=	 .3,34E+00
TOTAL WEIGHT • GRM1 YLBS=	 .513E+00
TOTAL VO L aCU-CM • IN-CU=	 205	 12.5
TOTAL DISSIPATION !-WATTS= 	 ,646E+00
EFF I I ENCY a':=	 .12'BE+0ii
Frequency = 12.5 KHZ
INDUCTANCE(L19L2)^MH=	 . 66:3E -01 	 .334E-01
ARE AaSQ-CM=	 .215E+00	 .1522E+00
NUMBER OF TURNS=
	 43.1
	
:30.5
MEAN MAG LENGTHPCM=
	 5.96
	 5. C,
PERMEABILITY=
	 ( 'J .2	 94.1
WEIGHT•GRAM=
	
~,•=
	 15.9
VOLUME CU-CM=
	 5.35
	 3.18
DISSIPATION  I^IATTS= .427E+00	 .254E+00
RESISTANCE OHMS=	 .24E-01	 .146E-0 1'
C:APAC: ITANC• E(CI ^C : 2) •UF=	 175
	
16.8
WE I GHT • GRMS-
	 2r..'3
	
168
VOLUME , C IS-C :M=	 0.3
	 12 7
RESISTANCE(RI) • OHM:-:=	 .916E+00
TOTAL IJEIGHT•GRMS9LB
	 L 3P	 .524E+00
TOTAL 'v OL • CL I -C M , I N-CU=
	 ;_ 176
	 12.6
TOTAL D I SS I PAT I q N a W A TTS.=	 .r„31E+0C,
EFF I C I ENC:Y P %=	 .136E+00
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Table 8-1 Nont.)
Filter Design - 500 Watts
01 	 Line Voltage = 120 VDC
Frequency = 10 KHZ
'? 1209500,10
INDUCTANCE(LioL2),MH= .69GE-01 .349E-01
AREA,SQ-CM= .22E+00 .156E+00
NUMBER OF TURNS= 44.1 31.2
MEAN MAG LENGTHYCM= 6.02 5.06
PERMEABILITY= r8-3 93.1
WEIGHT vGRAM= 27.7' 15.5
VOLUME CU-CM= 5.53 3.29
DISSIPATI q N 1jJATTS= .441E+00 .262E+06
RESISTANCE OHMS= .254E-01 .151E-01
CAFACITANCECC1,C270UF= X45 22.4
WE I GHT 9 GRM S'= 37.7 224
'-,' qLUKE , CU-CM= 98.4 169
RESISTANCE<R1)90HM.S= .791E+00
TOTAL WEIGHT , GRMS• LBS= 306 .674E+00
TOTAL Vq L , CU-CM , I N-C U= 2 76 16 .9
TOTAL DiS'SIPATI qNmWATTS= .784E+00
-	 EFFICIENCY9%= .141E+00
Frequency T 7.5 KHZ
INDUi -TANCE(L1 ,L2) ,MH= .109E+00 .543E-01
AREA PSID-CM= .274E+00 .194E+00
NUMBER OF TURNS= 55 38.9
MEAN MAG LENi;TH,CM = 6.73 5.66
PERMEABILITY= 70.1 83.4
WEIGHT ,GRAM = 8.6 22.9
VOLUME CU-CM= 7.71 4.5=.
DISSIPATI qN I,JATTS= .615E+00 .366E+00
R'ESISTANC.E OHMS= .354E-iii .211E-01
CAS-AC.'ITANC:E(C1,C2) OAF= 280 28
WE I GHT , GRMS= 43.1 0
VOLUME , CU-Cr9= 112 212
RESISTANCE(R1) r q,MS= .923E+00
TOTAL UJEIGHT,GRMS,LBS= 385 .348E+00
TOTAL VOLaCU-CM,IN-CU= 336 20.5
TOTAL DISSIPATI qNFWATTS=
EFFICIENCY, =
.98E+00
.196E+00
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Table 8-- 1 (cont.)
Filter Design - 500 Watts
Line Voltage = 120 VDC
Frequency = 5 KHZ
?	 1209500,5
INDUCTANCE(L1 FL2) ,MH= .15E+00 .752E-01
•	 AREA aSQ-CM= .=32:3E+00 .223E+00
NUMBER qF TURNS= 64.7 45.7
MEAN MA I, LENGTH.-CM= 7. 3 6.14
PERMEABILITY= 64.6 75.2
W EIGHT 5 GRAM= 49.:3 29.3
VOLUME CU-CM- 9.34 5.25
IIISSIPATI qN WATTS= .735E+00 .467E+00
RESISTANI_E OHMS = .452E-01 .269E-01
CAPAC:ITANCE(C1 9C2) 0 iF= 455 44.8
WEIGHT , GRMS= 70 448
VOLUME a CU1-CM= 153 339
RESISTANCE(Rl)±OHMS= .352E+00
TOTAL WE I GHT a GRMS P L.P•S= 597 1.32
TOTAL ',^ q L ,I_U-CM.IN-CIJ-- 5:37 32.3
TOTAL III ;SIPATION 9WRT T S= 1.25
EFFICIENCYa % = .25E+00
Frequency = 2 KHZ
IND ICTANC:E(L1 •L2) 5MH= .394E+00 .197E+00
AREA 9S1) -CM= .523E+00 .37E+00
NUMBER OF TURN:-•:= 105 74.1
MEAN MAG LENGTH 1CM= 9.28 7.31
PERMEAD I L I TY= 50.8 6 0.4
WEIGHT sGRAM= 101 60.3
VOLUME CU-CM = 20.3 12.1
DISSIPATION WATTS= 1.62 .961E +1"i0
REvI:!-=TAN ►_E OHMS= .,931E-C11 .554E-i11
CAPAI_ ITANCE(C1 aC:2) pUF= .109E+04 106
WEIGHT,GRMS= 167 .106E+04
VOLUME i CIJ -I-M= 436 804
RESISTANCE(R1) , q HMS= .893E+00
t
TOTAL WEIGHT ^ RMS PLEAS= .139E+04 3.0
TOTAL ';! q L rCU-CM, IN-E_U= .127E+114 77.6
TOTAL DI'SSIPATIOr• PWATTS = 2.53
' EFFICIENCY i%= .516E+00
}	 )
Q
.801E+00
.245E+00
149
11.1
42.5
173
54.8
2.75
.159E+ 10
.815E+04
Sz8
852
.401E+00
.527E+00
106
9.32
SO .6
10]
20.5
1.64
.948E-01
213
.alaE+04
.161E+04
^-
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Table  B . l (cont.)
Filter Design . 500 Water
Line Voltage = 120 VDC
Frequency = ] K 2
? 120,500,1
INDUCTRNCE(L1,L2),MH=
AREA,SQ—CM=
NUMBER OF TURNS=
MEAN MAC, LENGTH,CM=
PERMEABILITY=
WEIGHT,GRAM=
VOLUME CU—CM=
DISSIPATION WATTS=
RESISTANCE OHMS=
CAPACITANCE(C1,C2),UF=
WEIGHT,GRMS=
VOLUME,CU—CM=
RESISTRNCE(R!),OHMS=
U§	 TOTAL WEIGHT,GRMS,LBS=
TOTAL VqL,CU—CM,IN—CU=
TOTAL DISSIPATIBN,QmTTJ=
EFFICIENCY,%=
.908E+00
	
.223E+04
	
6.n2
	
.252E+04
	
154
4.39
.878E+B0
U
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aTable B-2. PWM Input Filter Design
LIPFLDES-PWM INFUT FILTER OESIGA
PRINT =EP^T^R LIKE VOLTAGE,VCLTS;PGWER,WATTS;FREO,KC=
INPUT E- ,P4,F0
E2=.055"E1f3.333
J=71
E1=1.25*Ei
IF E1>400 THEN 14 -10
T=E1
IF E1 3, 400 THEN 400
IF E1>375 THEN 420
RESTORE: 440
IF E1>300 THEN 420
RESTJR-=
 453
IF E1>250 THEN 420.
RE STORE 462
IF E1>20a THEN 420_
RcS f {E 47 C
I FF E1>150 THEN 420
RLST)RE 483
IF E1>1a0 THEM . 42a_-_—_--
RESTORE 49a
E7 EL 5 75 ThE,4 42G
- STORE 500
IF E1>60 THEN 420
RESTORE 510
IF E1>50 THEN 420
P-:ST71E ,;!0
G' TO 42C
Y=463 - T
PRINT =C2 SVRGc VOLTAGE MARGIN,VOLTS 	 = :Y
READ x1,C1,E59C2,E6,W1,W2
DATA 1,6,45a,3,4aJ,2.747,65
0S1 • A 2, 12, 375s3,4-0094,214,55
b-'TA 3, 18, 30J,3,43C,4.2149615
DATA y , 30, 250,3,400,5.385,65
DATA 5,35,260,5.6,20095.385,56
DATA 6 ,4 7, 15U ,5. 6, 2 C], 5.3 85,56
DATA 7,70,100,10,101,5.395,56
DATA 8,68,75,10,'jG,5.385,56
DATA 9,100,60,10,100,5.335,56
SOG
113
120
130
140
150
163
170
191
?vu
2 10
220
230
2 40
2 ;O
2 ,60
270
28 G
290
3 C7
l	
310
3 2G
:30
31.0
?5C
3 ^J
370
--380
39^
4 r61
410
420
-430
443
450
4 c.0
47J
480
490
5C0
510
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aTable B-2 (cont.)
520 DATA 10,120950,10.50,5.385921.5
5 3G V 1=2,, 61* W1
540 1	 767*W2-1.75
550	 C5=(1000*I1)/(2*F0*E21	 ___...._ . .
5LJ	 ".=I :47 (05/32+1)
570	 C2 = 14* C 2
5LO E2=t1u0G*I1l/(2*FO*C2)
59C	 I2=i.273*Ii
660	 I3=I1/10
610 IF F0 <J/13 THEN 630
6Q, I	 I3=I3*((J/(10*F01)t2.72f
637	 A=I?/I3
64,]	 E'=(25.o4*A1t(113lt. 988
650 F1=r'0/6
660 C6=id*C2
67G
	
F=I41' (C6/C1+.999)
683	 C1=t*-'1	
_	
-	 -
6 1^0	 L1=1000/(C1*((6.2$*F1)t2)l
700	 L2=L1/2
710	 C=1.482
720	 Z=1000*Li/Ci
730
	
R1=1. 452*SQRT (Z)
740 V1 =Y• *V1	 -
750 112 =.M$V2
7 EX W1=K*41
770 W2=M *W2
78Q, I=I1
74.; L=L1/1000
860 G=1	 -
81G :O TO 840
820 L=L2/l0C0
837 GO TO 340
840 t1=3Jd*(Iitl.4)
E 50 A2=A1
870 F1=.3
86J A1=A1*5.067E-10
8S0 Oi=8.94E3
900 02=b.4E3
510 F2=2
920 5=((i+(12*F2*Fi*01)/D2)r.51-i
930 R=(L*I*A1)/(8*3.1416*F1)
ii
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Table B-2 (cant.)
f
:40	 T=1 / (S+.5)+ (St. 5) 16
950 A= (nt.5) *S/3
55G
	
fl(t)=(3/S)*{({L+1	 3.141E*F1)/(A1t31)t.51
57+3.	 fT
9 h
	
U=::.527c*(19/1)t(5/4)) F 1 (Al /139L416 tH) )*(3/4) *(1/ (Lt .2:5))*S#T
(3/k!)*(:J[S *.5 )`f.:(6*.	 2*F1+{ti;Z/0'1),*.ijr(St2) /$a )
f %la	 Z(.t 1=Z*lX-2
02U	 U(G)=U* {1/ (4*3.l4l&*lE-71? .
iUC	 ti(G)=W+iEE3
IL4L'	 WGI Z (L(G)+3 UT) .44
iCSG	 R€G)=2.72*NiGP*(A (G)?.5)/A2
1 C7C G=Gfi
1 6 a C	 CN a -1	 30	 1 ^. V Z o f l Y 7 u+t	 4	 n	 .1 [f nni
I 09 W5=,it11+44t21+•W1+W2 7
1IGu
3 ' + G. J	 aI+v(2)+V.1tV2
Is
	
rb=x' (1)+r(2) _ a
114& Gz!J3*P5/P4
1150	 Lt- I=Ll
' 'If!13	 P i I°iT	 }jCT-A!Z- _{LI t L2) 9 MH= S tL11),.L(2)
... ii91	 R_',.T	 E A,REA t 3Q ,-C !- =tAfil9A(2)
I4:3:L	 ai:>;1TINUM g ;Z.. : CF	 TURNS= -,:{1)vt((2)	 _.
t21C	 R1VT	 _ !`+X-AM	 MAG LENGT1{t.C^4= ,lit) rZ(2)
182i	 R1AT	 PERIME- ADlLlCY= =vU(1)tU{2)
_; 3 G P l,, r _WElG;iT,GR4H= ,,w(ll	 W(2)
1240 P 11€ WVCLiJH=.0U-CH= =,U(.1.)rV. (2)
1250	 r' I''Y:.^C	 SSIPATYJ.P[ WATTS= _,?{t),P{2)"
-1ZbC r -RI Nr =RESISTANCE 04.IS= =-,R(1) •R(.Z)
' iMi RIM-i
r
_ ^n L	 vs?' 13 =.G PAGITANCC'(Clvt2l 	 ll
'
1 1. i+l	 3(=1 V1':1 •GRi'!-mil' .^9wl:1. 42k 131 fl P-RD-= VQLUr4EyCu-Cfl= =+Vl,,V2.
1320	 PP. : lT =	 ?
1.33X-;. FiDI
P .i T	 K= SI:ST#i w	 iRi) n:(+"} f;	 —iJ:t.:	 _ tai
1Z5.i. PRIAT=-	 -
a
ZA
Ar
Table B-2 {cant.)
d
^36L
137.0 PRI!4T,TCTAL 4£IGtTsGR.MS 9,L8S=	 Es c i 'd6
JUG PRIAtiTCTAL VOL,CU-^N,IN -CU = 	 V5, V6
1390 PRI !vT=TOTAL OJ SSIPATION, WATTS = £:P5 s	 ,
1^.A'C PRI:^icFt::C.	 wCY,<=	 E, 1 J
! Ti TO-1430CO   
14?C .RIAIT _IX GAP	 IN FILE FO`s THIS VOLTAGE =
1434 END 3
i
t
r
k
4
	
^
a
z
'. ..
og p°°
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